Commit | Line | Data |
---|---|---|
47ff3de9 KVA |
1 | /* |
2 | * pcie-dra7xx - PCIe controller driver for TI DRA7xx SoCs | |
3 | * | |
4 | * Copyright (C) 2013-2014 Texas Instruments Incorporated - http://www.ti.com | |
5 | * | |
6 | * Authors: Kishon Vijay Abraham I <kishon@ti.com> | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
47ff3de9 KVA |
13 | #include <linux/err.h> |
14 | #include <linux/interrupt.h> | |
15 | #include <linux/irq.h> | |
16 | #include <linux/irqdomain.h> | |
17 | #include <linux/kernel.h> | |
d29438d6 | 18 | #include <linux/init.h> |
78bdcad0 | 19 | #include <linux/of_gpio.h> |
47ff3de9 KVA |
20 | #include <linux/pci.h> |
21 | #include <linux/phy/phy.h> | |
22 | #include <linux/platform_device.h> | |
23 | #include <linux/pm_runtime.h> | |
24 | #include <linux/resource.h> | |
25 | #include <linux/types.h> | |
26 | ||
27 | #include "pcie-designware.h" | |
28 | ||
29 | /* PCIe controller wrapper DRA7XX configuration registers */ | |
30 | ||
31 | #define PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN 0x0024 | |
32 | #define PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MAIN 0x0028 | |
33 | #define ERR_SYS BIT(0) | |
34 | #define ERR_FATAL BIT(1) | |
35 | #define ERR_NONFATAL BIT(2) | |
36 | #define ERR_COR BIT(3) | |
37 | #define ERR_AXI BIT(4) | |
38 | #define ERR_ECRC BIT(5) | |
39 | #define PME_TURN_OFF BIT(8) | |
40 | #define PME_TO_ACK BIT(9) | |
41 | #define PM_PME BIT(10) | |
42 | #define LINK_REQ_RST BIT(11) | |
43 | #define LINK_UP_EVT BIT(12) | |
44 | #define CFG_BME_EVT BIT(13) | |
45 | #define CFG_MSE_EVT BIT(14) | |
46 | #define INTERRUPTS (ERR_SYS | ERR_FATAL | ERR_NONFATAL | ERR_COR | ERR_AXI | \ | |
47 | ERR_ECRC | PME_TURN_OFF | PME_TO_ACK | PM_PME | \ | |
48 | LINK_REQ_RST | LINK_UP_EVT | CFG_BME_EVT | CFG_MSE_EVT) | |
49 | ||
50 | #define PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI 0x0034 | |
51 | #define PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MSI 0x0038 | |
52 | #define INTA BIT(0) | |
53 | #define INTB BIT(1) | |
54 | #define INTC BIT(2) | |
55 | #define INTD BIT(3) | |
56 | #define MSI BIT(4) | |
57 | #define LEG_EP_INTERRUPTS (INTA | INTB | INTC | INTD) | |
58 | ||
59 | #define PCIECTRL_DRA7XX_CONF_DEVICE_CMD 0x0104 | |
60 | #define LTSSM_EN 0x1 | |
61 | ||
62 | #define PCIECTRL_DRA7XX_CONF_PHY_CS 0x010C | |
63 | #define LINK_UP BIT(16) | |
883cc17c | 64 | #define DRA7XX_CPU_TO_BUS_ADDR 0x0FFFFFFF |
47ff3de9 KVA |
65 | |
66 | struct dra7xx_pcie { | |
67 | void __iomem *base; | |
68 | struct phy **phy; | |
69 | int phy_count; | |
47ff3de9 KVA |
70 | struct pcie_port pp; |
71 | }; | |
72 | ||
73 | #define to_dra7xx_pcie(x) container_of((x), struct dra7xx_pcie, pp) | |
74 | ||
75 | static inline u32 dra7xx_pcie_readl(struct dra7xx_pcie *pcie, u32 offset) | |
76 | { | |
77 | return readl(pcie->base + offset); | |
78 | } | |
79 | ||
80 | static inline void dra7xx_pcie_writel(struct dra7xx_pcie *pcie, u32 offset, | |
81 | u32 value) | |
82 | { | |
83 | writel(value, pcie->base + offset); | |
84 | } | |
85 | ||
86 | static int dra7xx_pcie_link_up(struct pcie_port *pp) | |
87 | { | |
88 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pp); | |
89 | u32 reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_PHY_CS); | |
90 | ||
91 | return !!(reg & LINK_UP); | |
92 | } | |
93 | ||
94 | static int dra7xx_pcie_establish_link(struct pcie_port *pp) | |
95 | { | |
47ff3de9 | 96 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pp); |
c7f8146b | 97 | struct device *dev = pp->dev; |
6cbb247e | 98 | u32 reg; |
47ff3de9 KVA |
99 | |
100 | if (dw_pcie_link_up(pp)) { | |
c7f8146b | 101 | dev_err(dev, "link is already up\n"); |
47ff3de9 KVA |
102 | return 0; |
103 | } | |
104 | ||
105 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD); | |
106 | reg |= LTSSM_EN; | |
107 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD, reg); | |
108 | ||
886bc5ce | 109 | return dw_pcie_wait_for_link(pp); |
47ff3de9 KVA |
110 | } |
111 | ||
112 | static void dra7xx_pcie_enable_interrupts(struct pcie_port *pp) | |
113 | { | |
114 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pp); | |
115 | ||
116 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN, | |
117 | ~INTERRUPTS); | |
118 | dra7xx_pcie_writel(dra7xx, | |
119 | PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MAIN, INTERRUPTS); | |
120 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI, | |
121 | ~LEG_EP_INTERRUPTS & ~MSI); | |
122 | ||
123 | if (IS_ENABLED(CONFIG_PCI_MSI)) | |
124 | dra7xx_pcie_writel(dra7xx, | |
125 | PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MSI, MSI); | |
126 | else | |
127 | dra7xx_pcie_writel(dra7xx, | |
128 | PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MSI, | |
129 | LEG_EP_INTERRUPTS); | |
130 | } | |
131 | ||
132 | static void dra7xx_pcie_host_init(struct pcie_port *pp) | |
133 | { | |
9cdce1cd ZW |
134 | pp->io_base &= DRA7XX_CPU_TO_BUS_ADDR; |
135 | pp->mem_base &= DRA7XX_CPU_TO_BUS_ADDR; | |
136 | pp->cfg0_base &= DRA7XX_CPU_TO_BUS_ADDR; | |
137 | pp->cfg1_base &= DRA7XX_CPU_TO_BUS_ADDR; | |
883cc17c | 138 | |
7e57fd14 JZ |
139 | dw_pcie_setup_rc(pp); |
140 | ||
47ff3de9 KVA |
141 | dra7xx_pcie_establish_link(pp); |
142 | if (IS_ENABLED(CONFIG_PCI_MSI)) | |
143 | dw_pcie_msi_init(pp); | |
144 | dra7xx_pcie_enable_interrupts(pp); | |
145 | } | |
146 | ||
147 | static struct pcie_host_ops dra7xx_pcie_host_ops = { | |
148 | .link_up = dra7xx_pcie_link_up, | |
149 | .host_init = dra7xx_pcie_host_init, | |
150 | }; | |
151 | ||
152 | static int dra7xx_pcie_intx_map(struct irq_domain *domain, unsigned int irq, | |
153 | irq_hw_number_t hwirq) | |
154 | { | |
155 | irq_set_chip_and_handler(irq, &dummy_irq_chip, handle_simple_irq); | |
156 | irq_set_chip_data(irq, domain->host_data); | |
47ff3de9 KVA |
157 | |
158 | return 0; | |
159 | } | |
160 | ||
161 | static const struct irq_domain_ops intx_domain_ops = { | |
162 | .map = dra7xx_pcie_intx_map, | |
163 | }; | |
164 | ||
165 | static int dra7xx_pcie_init_irq_domain(struct pcie_port *pp) | |
166 | { | |
167 | struct device *dev = pp->dev; | |
168 | struct device_node *node = dev->of_node; | |
169 | struct device_node *pcie_intc_node = of_get_next_child(node, NULL); | |
170 | ||
171 | if (!pcie_intc_node) { | |
172 | dev_err(dev, "No PCIe Intc node found\n"); | |
991bfef8 | 173 | return -ENODEV; |
47ff3de9 KVA |
174 | } |
175 | ||
176 | pp->irq_domain = irq_domain_add_linear(pcie_intc_node, 4, | |
177 | &intx_domain_ops, pp); | |
178 | if (!pp->irq_domain) { | |
179 | dev_err(dev, "Failed to get a INTx IRQ domain\n"); | |
991bfef8 | 180 | return -ENODEV; |
47ff3de9 KVA |
181 | } |
182 | ||
183 | return 0; | |
184 | } | |
185 | ||
186 | static irqreturn_t dra7xx_pcie_msi_irq_handler(int irq, void *arg) | |
187 | { | |
188 | struct pcie_port *pp = arg; | |
189 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pp); | |
190 | u32 reg; | |
191 | ||
192 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI); | |
193 | ||
194 | switch (reg) { | |
195 | case MSI: | |
196 | dw_handle_msi_irq(pp); | |
197 | break; | |
198 | case INTA: | |
199 | case INTB: | |
200 | case INTC: | |
201 | case INTD: | |
202 | generic_handle_irq(irq_find_mapping(pp->irq_domain, ffs(reg))); | |
203 | break; | |
204 | } | |
205 | ||
206 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI, reg); | |
207 | ||
208 | return IRQ_HANDLED; | |
209 | } | |
210 | ||
211 | ||
212 | static irqreturn_t dra7xx_pcie_irq_handler(int irq, void *arg) | |
213 | { | |
214 | struct dra7xx_pcie *dra7xx = arg; | |
c7f8146b | 215 | struct device *dev = dra7xx->pp.dev; |
47ff3de9 KVA |
216 | u32 reg; |
217 | ||
218 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN); | |
219 | ||
220 | if (reg & ERR_SYS) | |
c7f8146b | 221 | dev_dbg(dev, "System Error\n"); |
47ff3de9 KVA |
222 | |
223 | if (reg & ERR_FATAL) | |
c7f8146b | 224 | dev_dbg(dev, "Fatal Error\n"); |
47ff3de9 KVA |
225 | |
226 | if (reg & ERR_NONFATAL) | |
c7f8146b | 227 | dev_dbg(dev, "Non Fatal Error\n"); |
47ff3de9 KVA |
228 | |
229 | if (reg & ERR_COR) | |
c7f8146b | 230 | dev_dbg(dev, "Correctable Error\n"); |
47ff3de9 KVA |
231 | |
232 | if (reg & ERR_AXI) | |
c7f8146b | 233 | dev_dbg(dev, "AXI tag lookup fatal Error\n"); |
47ff3de9 KVA |
234 | |
235 | if (reg & ERR_ECRC) | |
c7f8146b | 236 | dev_dbg(dev, "ECRC Error\n"); |
47ff3de9 KVA |
237 | |
238 | if (reg & PME_TURN_OFF) | |
c7f8146b | 239 | dev_dbg(dev, |
47ff3de9 KVA |
240 | "Power Management Event Turn-Off message received\n"); |
241 | ||
242 | if (reg & PME_TO_ACK) | |
c7f8146b | 243 | dev_dbg(dev, |
47ff3de9 KVA |
244 | "Power Management Turn-Off Ack message received\n"); |
245 | ||
246 | if (reg & PM_PME) | |
c7f8146b | 247 | dev_dbg(dev, "PM Power Management Event message received\n"); |
47ff3de9 KVA |
248 | |
249 | if (reg & LINK_REQ_RST) | |
c7f8146b | 250 | dev_dbg(dev, "Link Request Reset\n"); |
47ff3de9 KVA |
251 | |
252 | if (reg & LINK_UP_EVT) | |
c7f8146b | 253 | dev_dbg(dev, "Link-up state change\n"); |
47ff3de9 KVA |
254 | |
255 | if (reg & CFG_BME_EVT) | |
c7f8146b | 256 | dev_dbg(dev, "CFG 'Bus Master Enable' change\n"); |
47ff3de9 KVA |
257 | |
258 | if (reg & CFG_MSE_EVT) | |
c7f8146b | 259 | dev_dbg(dev, "CFG 'Memory Space Enable' change\n"); |
47ff3de9 KVA |
260 | |
261 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN, reg); | |
262 | ||
263 | return IRQ_HANDLED; | |
264 | } | |
265 | ||
e73044a0 JH |
266 | static int __init dra7xx_add_pcie_port(struct dra7xx_pcie *dra7xx, |
267 | struct platform_device *pdev) | |
47ff3de9 KVA |
268 | { |
269 | int ret; | |
270 | struct pcie_port *pp; | |
271 | struct resource *res; | |
272 | struct device *dev = &pdev->dev; | |
273 | ||
274 | pp = &dra7xx->pp; | |
275 | pp->dev = dev; | |
276 | pp->ops = &dra7xx_pcie_host_ops; | |
277 | ||
278 | pp->irq = platform_get_irq(pdev, 1); | |
279 | if (pp->irq < 0) { | |
280 | dev_err(dev, "missing IRQ resource\n"); | |
281 | return -EINVAL; | |
282 | } | |
283 | ||
c7f8146b | 284 | ret = devm_request_irq(dev, pp->irq, dra7xx_pcie_msi_irq_handler, |
8ff0ef99 | 285 | IRQF_SHARED | IRQF_NO_THREAD, |
47ff3de9 KVA |
286 | "dra7-pcie-msi", pp); |
287 | if (ret) { | |
c7f8146b | 288 | dev_err(dev, "failed to request irq\n"); |
47ff3de9 KVA |
289 | return ret; |
290 | } | |
291 | ||
292 | if (!IS_ENABLED(CONFIG_PCI_MSI)) { | |
293 | ret = dra7xx_pcie_init_irq_domain(pp); | |
294 | if (ret < 0) | |
295 | return ret; | |
296 | } | |
297 | ||
298 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "rc_dbics"); | |
299 | pp->dbi_base = devm_ioremap(dev, res->start, resource_size(res)); | |
300 | if (!pp->dbi_base) | |
301 | return -ENOMEM; | |
302 | ||
303 | ret = dw_pcie_host_init(pp); | |
304 | if (ret) { | |
c7f8146b | 305 | dev_err(dev, "failed to initialize host\n"); |
47ff3de9 KVA |
306 | return ret; |
307 | } | |
308 | ||
309 | return 0; | |
310 | } | |
311 | ||
312 | static int __init dra7xx_pcie_probe(struct platform_device *pdev) | |
313 | { | |
314 | u32 reg; | |
315 | int ret; | |
316 | int irq; | |
317 | int i; | |
318 | int phy_count; | |
319 | struct phy **phy; | |
320 | void __iomem *base; | |
321 | struct resource *res; | |
322 | struct dra7xx_pcie *dra7xx; | |
323 | struct device *dev = &pdev->dev; | |
324 | struct device_node *np = dev->of_node; | |
325 | char name[10]; | |
78bdcad0 KVA |
326 | int gpio_sel; |
327 | enum of_gpio_flags flags; | |
328 | unsigned long gpio_flags; | |
47ff3de9 KVA |
329 | |
330 | dra7xx = devm_kzalloc(dev, sizeof(*dra7xx), GFP_KERNEL); | |
331 | if (!dra7xx) | |
332 | return -ENOMEM; | |
333 | ||
334 | irq = platform_get_irq(pdev, 0); | |
335 | if (irq < 0) { | |
336 | dev_err(dev, "missing IRQ resource\n"); | |
337 | return -EINVAL; | |
338 | } | |
339 | ||
340 | ret = devm_request_irq(dev, irq, dra7xx_pcie_irq_handler, | |
341 | IRQF_SHARED, "dra7xx-pcie-main", dra7xx); | |
342 | if (ret) { | |
343 | dev_err(dev, "failed to request irq\n"); | |
344 | return ret; | |
345 | } | |
346 | ||
347 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "ti_conf"); | |
348 | base = devm_ioremap_nocache(dev, res->start, resource_size(res)); | |
349 | if (!base) | |
350 | return -ENOMEM; | |
351 | ||
352 | phy_count = of_property_count_strings(np, "phy-names"); | |
353 | if (phy_count < 0) { | |
354 | dev_err(dev, "unable to find the strings\n"); | |
355 | return phy_count; | |
356 | } | |
357 | ||
358 | phy = devm_kzalloc(dev, sizeof(*phy) * phy_count, GFP_KERNEL); | |
359 | if (!phy) | |
360 | return -ENOMEM; | |
361 | ||
362 | for (i = 0; i < phy_count; i++) { | |
363 | snprintf(name, sizeof(name), "pcie-phy%d", i); | |
364 | phy[i] = devm_phy_get(dev, name); | |
365 | if (IS_ERR(phy[i])) | |
366 | return PTR_ERR(phy[i]); | |
367 | ||
368 | ret = phy_init(phy[i]); | |
369 | if (ret < 0) | |
370 | goto err_phy; | |
371 | ||
372 | ret = phy_power_on(phy[i]); | |
373 | if (ret < 0) { | |
374 | phy_exit(phy[i]); | |
375 | goto err_phy; | |
376 | } | |
377 | } | |
378 | ||
379 | dra7xx->base = base; | |
380 | dra7xx->phy = phy; | |
47ff3de9 KVA |
381 | dra7xx->phy_count = phy_count; |
382 | ||
383 | pm_runtime_enable(dev); | |
384 | ret = pm_runtime_get_sync(dev); | |
d3f4caa3 | 385 | if (ret < 0) { |
47ff3de9 | 386 | dev_err(dev, "pm_runtime_get_sync failed\n"); |
0e2bdb0e | 387 | goto err_get_sync; |
47ff3de9 KVA |
388 | } |
389 | ||
78bdcad0 KVA |
390 | gpio_sel = of_get_gpio_flags(dev->of_node, 0, &flags); |
391 | if (gpio_is_valid(gpio_sel)) { | |
392 | gpio_flags = (flags & OF_GPIO_ACTIVE_LOW) ? | |
393 | GPIOF_OUT_INIT_LOW : GPIOF_OUT_INIT_HIGH; | |
394 | ret = devm_gpio_request_one(dev, gpio_sel, gpio_flags, | |
395 | "pcie_reset"); | |
396 | if (ret) { | |
c7f8146b | 397 | dev_err(dev, "gpio%d request failed, ret %d\n", |
78bdcad0 KVA |
398 | gpio_sel, ret); |
399 | goto err_gpio; | |
400 | } | |
401 | } else if (gpio_sel == -EPROBE_DEFER) { | |
402 | ret = -EPROBE_DEFER; | |
403 | goto err_gpio; | |
47ff3de9 KVA |
404 | } |
405 | ||
406 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD); | |
407 | reg &= ~LTSSM_EN; | |
408 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD, reg); | |
409 | ||
23926c8d | 410 | ret = dra7xx_add_pcie_port(dra7xx, pdev); |
47ff3de9 | 411 | if (ret < 0) |
78bdcad0 | 412 | goto err_gpio; |
47ff3de9 | 413 | |
03fa2ae1 | 414 | platform_set_drvdata(pdev, dra7xx); |
47ff3de9 KVA |
415 | return 0; |
416 | ||
78bdcad0 | 417 | err_gpio: |
47ff3de9 | 418 | pm_runtime_put(dev); |
0e2bdb0e KVA |
419 | |
420 | err_get_sync: | |
47ff3de9 KVA |
421 | pm_runtime_disable(dev); |
422 | ||
423 | err_phy: | |
424 | while (--i >= 0) { | |
425 | phy_power_off(phy[i]); | |
426 | phy_exit(phy[i]); | |
427 | } | |
428 | ||
429 | return ret; | |
430 | } | |
431 | ||
e52eb445 | 432 | #ifdef CONFIG_PM_SLEEP |
389c7094 KVA |
433 | static int dra7xx_pcie_suspend(struct device *dev) |
434 | { | |
435 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
436 | struct pcie_port *pp = &dra7xx->pp; | |
437 | u32 val; | |
438 | ||
439 | /* clear MSE */ | |
feeb7201 | 440 | val = dw_pcie_readl_rc(pp, PCI_COMMAND); |
389c7094 | 441 | val &= ~PCI_COMMAND_MEMORY; |
feeb7201 | 442 | dw_pcie_writel_rc(pp, PCI_COMMAND, val); |
389c7094 KVA |
443 | |
444 | return 0; | |
445 | } | |
446 | ||
447 | static int dra7xx_pcie_resume(struct device *dev) | |
448 | { | |
449 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
450 | struct pcie_port *pp = &dra7xx->pp; | |
451 | u32 val; | |
452 | ||
453 | /* set MSE */ | |
feeb7201 | 454 | val = dw_pcie_readl_rc(pp, PCI_COMMAND); |
389c7094 | 455 | val |= PCI_COMMAND_MEMORY; |
feeb7201 | 456 | dw_pcie_writel_rc(pp, PCI_COMMAND, val); |
389c7094 KVA |
457 | |
458 | return 0; | |
459 | } | |
460 | ||
e52eb445 KVA |
461 | static int dra7xx_pcie_suspend_noirq(struct device *dev) |
462 | { | |
463 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
464 | int count = dra7xx->phy_count; | |
465 | ||
466 | while (count--) { | |
467 | phy_power_off(dra7xx->phy[count]); | |
468 | phy_exit(dra7xx->phy[count]); | |
469 | } | |
470 | ||
471 | return 0; | |
472 | } | |
473 | ||
474 | static int dra7xx_pcie_resume_noirq(struct device *dev) | |
475 | { | |
476 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
477 | int phy_count = dra7xx->phy_count; | |
478 | int ret; | |
479 | int i; | |
480 | ||
481 | for (i = 0; i < phy_count; i++) { | |
482 | ret = phy_init(dra7xx->phy[i]); | |
483 | if (ret < 0) | |
484 | goto err_phy; | |
485 | ||
486 | ret = phy_power_on(dra7xx->phy[i]); | |
487 | if (ret < 0) { | |
488 | phy_exit(dra7xx->phy[i]); | |
489 | goto err_phy; | |
490 | } | |
491 | } | |
492 | ||
493 | return 0; | |
494 | ||
495 | err_phy: | |
496 | while (--i >= 0) { | |
497 | phy_power_off(dra7xx->phy[i]); | |
498 | phy_exit(dra7xx->phy[i]); | |
499 | } | |
500 | ||
501 | return ret; | |
502 | } | |
503 | #endif | |
504 | ||
505 | static const struct dev_pm_ops dra7xx_pcie_pm_ops = { | |
389c7094 | 506 | SET_SYSTEM_SLEEP_PM_OPS(dra7xx_pcie_suspend, dra7xx_pcie_resume) |
e52eb445 KVA |
507 | SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(dra7xx_pcie_suspend_noirq, |
508 | dra7xx_pcie_resume_noirq) | |
509 | }; | |
510 | ||
47ff3de9 KVA |
511 | static const struct of_device_id of_dra7xx_pcie_match[] = { |
512 | { .compatible = "ti,dra7-pcie", }, | |
513 | {}, | |
514 | }; | |
47ff3de9 KVA |
515 | |
516 | static struct platform_driver dra7xx_pcie_driver = { | |
47ff3de9 KVA |
517 | .driver = { |
518 | .name = "dra7-pcie", | |
47ff3de9 | 519 | .of_match_table = of_dra7xx_pcie_match, |
d29438d6 | 520 | .suppress_bind_attrs = true, |
e52eb445 | 521 | .pm = &dra7xx_pcie_pm_ops, |
47ff3de9 KVA |
522 | }, |
523 | }; | |
d29438d6 | 524 | builtin_platform_driver_probe(dra7xx_pcie_driver, dra7xx_pcie_probe); |