Commit | Line | Data |
---|---|---|
47ff3de9 KVA |
1 | /* |
2 | * pcie-dra7xx - PCIe controller driver for TI DRA7xx SoCs | |
3 | * | |
4 | * Copyright (C) 2013-2014 Texas Instruments Incorporated - http://www.ti.com | |
5 | * | |
6 | * Authors: Kishon Vijay Abraham I <kishon@ti.com> | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
608793e2 | 13 | #include <linux/delay.h> |
7a4db656 | 14 | #include <linux/device.h> |
47ff3de9 KVA |
15 | #include <linux/err.h> |
16 | #include <linux/interrupt.h> | |
17 | #include <linux/irq.h> | |
18 | #include <linux/irqdomain.h> | |
19 | #include <linux/kernel.h> | |
d29438d6 | 20 | #include <linux/init.h> |
608793e2 | 21 | #include <linux/of_device.h> |
78bdcad0 | 22 | #include <linux/of_gpio.h> |
ab5fe4f4 | 23 | #include <linux/of_pci.h> |
47ff3de9 KVA |
24 | #include <linux/pci.h> |
25 | #include <linux/phy/phy.h> | |
26 | #include <linux/platform_device.h> | |
27 | #include <linux/pm_runtime.h> | |
28 | #include <linux/resource.h> | |
29 | #include <linux/types.h> | |
f7a2757f KVA |
30 | #include <linux/mfd/syscon.h> |
31 | #include <linux/regmap.h> | |
47ff3de9 KVA |
32 | |
33 | #include "pcie-designware.h" | |
34 | ||
35 | /* PCIe controller wrapper DRA7XX configuration registers */ | |
36 | ||
37 | #define PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN 0x0024 | |
38 | #define PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MAIN 0x0028 | |
39 | #define ERR_SYS BIT(0) | |
40 | #define ERR_FATAL BIT(1) | |
41 | #define ERR_NONFATAL BIT(2) | |
42 | #define ERR_COR BIT(3) | |
43 | #define ERR_AXI BIT(4) | |
44 | #define ERR_ECRC BIT(5) | |
45 | #define PME_TURN_OFF BIT(8) | |
46 | #define PME_TO_ACK BIT(9) | |
47 | #define PM_PME BIT(10) | |
48 | #define LINK_REQ_RST BIT(11) | |
49 | #define LINK_UP_EVT BIT(12) | |
50 | #define CFG_BME_EVT BIT(13) | |
51 | #define CFG_MSE_EVT BIT(14) | |
52 | #define INTERRUPTS (ERR_SYS | ERR_FATAL | ERR_NONFATAL | ERR_COR | ERR_AXI | \ | |
53 | ERR_ECRC | PME_TURN_OFF | PME_TO_ACK | PM_PME | \ | |
54 | LINK_REQ_RST | LINK_UP_EVT | CFG_BME_EVT | CFG_MSE_EVT) | |
55 | ||
56 | #define PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI 0x0034 | |
57 | #define PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MSI 0x0038 | |
58 | #define INTA BIT(0) | |
59 | #define INTB BIT(1) | |
60 | #define INTC BIT(2) | |
61 | #define INTD BIT(3) | |
62 | #define MSI BIT(4) | |
63 | #define LEG_EP_INTERRUPTS (INTA | INTB | INTC | INTD) | |
64 | ||
608793e2 KVA |
65 | #define PCIECTRL_TI_CONF_DEVICE_TYPE 0x0100 |
66 | #define DEVICE_TYPE_EP 0x0 | |
67 | #define DEVICE_TYPE_LEG_EP 0x1 | |
68 | #define DEVICE_TYPE_RC 0x4 | |
69 | ||
47ff3de9 KVA |
70 | #define PCIECTRL_DRA7XX_CONF_DEVICE_CMD 0x0104 |
71 | #define LTSSM_EN 0x1 | |
72 | ||
73 | #define PCIECTRL_DRA7XX_CONF_PHY_CS 0x010C | |
74 | #define LINK_UP BIT(16) | |
883cc17c | 75 | #define DRA7XX_CPU_TO_BUS_ADDR 0x0FFFFFFF |
47ff3de9 | 76 | |
ab5fe4f4 KVA |
77 | #define EXP_CAP_ID_OFFSET 0x70 |
78 | ||
608793e2 KVA |
79 | #define PCIECTRL_TI_CONF_INTX_ASSERT 0x0124 |
80 | #define PCIECTRL_TI_CONF_INTX_DEASSERT 0x0128 | |
81 | ||
82 | #define PCIECTRL_TI_CONF_MSI_XMT 0x012c | |
83 | #define MSI_REQ_GRANT BIT(0) | |
84 | #define MSI_VECTOR_SHIFT 7 | |
85 | ||
47ff3de9 | 86 | struct dra7xx_pcie { |
442ec4c0 | 87 | struct dw_pcie *pci; |
8e5ec414 BH |
88 | void __iomem *base; /* DT ti_conf */ |
89 | int phy_count; /* DT phy-names count */ | |
90 | struct phy **phy; | |
ab5fe4f4 | 91 | int link_gen; |
ebe85a44 | 92 | struct irq_domain *irq_domain; |
608793e2 KVA |
93 | enum dw_pcie_device_mode mode; |
94 | }; | |
95 | ||
96 | struct dra7xx_pcie_of_data { | |
97 | enum dw_pcie_device_mode mode; | |
47ff3de9 KVA |
98 | }; |
99 | ||
442ec4c0 | 100 | #define to_dra7xx_pcie(x) dev_get_drvdata((x)->dev) |
47ff3de9 KVA |
101 | |
102 | static inline u32 dra7xx_pcie_readl(struct dra7xx_pcie *pcie, u32 offset) | |
103 | { | |
104 | return readl(pcie->base + offset); | |
105 | } | |
106 | ||
107 | static inline void dra7xx_pcie_writel(struct dra7xx_pcie *pcie, u32 offset, | |
108 | u32 value) | |
109 | { | |
110 | writel(value, pcie->base + offset); | |
111 | } | |
112 | ||
2ed6cc71 KVA |
113 | static u64 dra7xx_pcie_cpu_addr_fixup(u64 pci_addr) |
114 | { | |
115 | return pci_addr & DRA7XX_CPU_TO_BUS_ADDR; | |
116 | } | |
117 | ||
442ec4c0 | 118 | static int dra7xx_pcie_link_up(struct dw_pcie *pci) |
47ff3de9 | 119 | { |
442ec4c0 | 120 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pci); |
47ff3de9 KVA |
121 | u32 reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_PHY_CS); |
122 | ||
123 | return !!(reg & LINK_UP); | |
124 | } | |
125 | ||
608793e2 | 126 | static void dra7xx_pcie_stop_link(struct dw_pcie *pci) |
47ff3de9 | 127 | { |
608793e2 KVA |
128 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pci); |
129 | u32 reg; | |
130 | ||
131 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD); | |
132 | reg &= ~LTSSM_EN; | |
133 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD, reg); | |
134 | } | |
135 | ||
136 | static int dra7xx_pcie_establish_link(struct dw_pcie *pci) | |
137 | { | |
138 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pci); | |
442ec4c0 | 139 | struct device *dev = pci->dev; |
6cbb247e | 140 | u32 reg; |
ab5fe4f4 | 141 | u32 exp_cap_off = EXP_CAP_ID_OFFSET; |
47ff3de9 | 142 | |
442ec4c0 | 143 | if (dw_pcie_link_up(pci)) { |
c7f8146b | 144 | dev_err(dev, "link is already up\n"); |
47ff3de9 KVA |
145 | return 0; |
146 | } | |
147 | ||
ab5fe4f4 | 148 | if (dra7xx->link_gen == 1) { |
442ec4c0 | 149 | dw_pcie_read(pci->dbi_base + exp_cap_off + PCI_EXP_LNKCAP, |
19ce01cc | 150 | 4, ®); |
ab5fe4f4 KVA |
151 | if ((reg & PCI_EXP_LNKCAP_SLS) != PCI_EXP_LNKCAP_SLS_2_5GB) { |
152 | reg &= ~((u32)PCI_EXP_LNKCAP_SLS); | |
153 | reg |= PCI_EXP_LNKCAP_SLS_2_5GB; | |
442ec4c0 | 154 | dw_pcie_write(pci->dbi_base + exp_cap_off + |
19ce01cc | 155 | PCI_EXP_LNKCAP, 4, reg); |
ab5fe4f4 KVA |
156 | } |
157 | ||
442ec4c0 | 158 | dw_pcie_read(pci->dbi_base + exp_cap_off + PCI_EXP_LNKCTL2, |
19ce01cc | 159 | 2, ®); |
ab5fe4f4 KVA |
160 | if ((reg & PCI_EXP_LNKCAP_SLS) != PCI_EXP_LNKCAP_SLS_2_5GB) { |
161 | reg &= ~((u32)PCI_EXP_LNKCAP_SLS); | |
162 | reg |= PCI_EXP_LNKCAP_SLS_2_5GB; | |
442ec4c0 | 163 | dw_pcie_write(pci->dbi_base + exp_cap_off + |
19ce01cc | 164 | PCI_EXP_LNKCTL2, 2, reg); |
ab5fe4f4 KVA |
165 | } |
166 | } | |
167 | ||
47ff3de9 KVA |
168 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD); |
169 | reg |= LTSSM_EN; | |
170 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD, reg); | |
171 | ||
608793e2 | 172 | return 0; |
47ff3de9 KVA |
173 | } |
174 | ||
5ffd90a0 | 175 | static void dra7xx_pcie_enable_msi_interrupts(struct dra7xx_pcie *dra7xx) |
47ff3de9 | 176 | { |
47ff3de9 | 177 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI, |
40aa52c4 | 178 | LEG_EP_INTERRUPTS | MSI); |
5ffd90a0 KVA |
179 | |
180 | dra7xx_pcie_writel(dra7xx, | |
181 | PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MSI, | |
ebe85a44 | 182 | MSI | LEG_EP_INTERRUPTS); |
47ff3de9 KVA |
183 | } |
184 | ||
5ffd90a0 KVA |
185 | static void dra7xx_pcie_enable_wrapper_interrupts(struct dra7xx_pcie *dra7xx) |
186 | { | |
187 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN, | |
40aa52c4 | 188 | INTERRUPTS); |
5ffd90a0 KVA |
189 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQENABLE_SET_MAIN, |
190 | INTERRUPTS); | |
191 | } | |
192 | ||
193 | static void dra7xx_pcie_enable_interrupts(struct dra7xx_pcie *dra7xx) | |
194 | { | |
195 | dra7xx_pcie_enable_wrapper_interrupts(dra7xx); | |
196 | dra7xx_pcie_enable_msi_interrupts(dra7xx); | |
197 | } | |
198 | ||
4a301766 | 199 | static int dra7xx_pcie_host_init(struct pcie_port *pp) |
47ff3de9 | 200 | { |
442ec4c0 KVA |
201 | struct dw_pcie *pci = to_dw_pcie_from_pp(pp); |
202 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pci); | |
21baa1c4 | 203 | |
7e57fd14 JZ |
204 | dw_pcie_setup_rc(pp); |
205 | ||
608793e2 KVA |
206 | dra7xx_pcie_establish_link(pci); |
207 | dw_pcie_wait_for_link(pci); | |
ebe85a44 | 208 | dw_pcie_msi_init(pp); |
21baa1c4 | 209 | dra7xx_pcie_enable_interrupts(dra7xx); |
4a301766 BA |
210 | |
211 | return 0; | |
47ff3de9 KVA |
212 | } |
213 | ||
4ab2e7c0 | 214 | static const struct dw_pcie_host_ops dra7xx_pcie_host_ops = { |
47ff3de9 KVA |
215 | .host_init = dra7xx_pcie_host_init, |
216 | }; | |
217 | ||
218 | static int dra7xx_pcie_intx_map(struct irq_domain *domain, unsigned int irq, | |
219 | irq_hw_number_t hwirq) | |
220 | { | |
221 | irq_set_chip_and_handler(irq, &dummy_irq_chip, handle_simple_irq); | |
222 | irq_set_chip_data(irq, domain->host_data); | |
47ff3de9 KVA |
223 | |
224 | return 0; | |
225 | } | |
226 | ||
227 | static const struct irq_domain_ops intx_domain_ops = { | |
228 | .map = dra7xx_pcie_intx_map, | |
229 | }; | |
230 | ||
231 | static int dra7xx_pcie_init_irq_domain(struct pcie_port *pp) | |
232 | { | |
442ec4c0 KVA |
233 | struct dw_pcie *pci = to_dw_pcie_from_pp(pp); |
234 | struct device *dev = pci->dev; | |
235 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pci); | |
47ff3de9 KVA |
236 | struct device_node *node = dev->of_node; |
237 | struct device_node *pcie_intc_node = of_get_next_child(node, NULL); | |
238 | ||
239 | if (!pcie_intc_node) { | |
240 | dev_err(dev, "No PCIe Intc node found\n"); | |
991bfef8 | 241 | return -ENODEV; |
47ff3de9 KVA |
242 | } |
243 | ||
61534d1a | 244 | dra7xx->irq_domain = irq_domain_add_linear(pcie_intc_node, PCI_NUM_INTX, |
ebe85a44 KVA |
245 | &intx_domain_ops, pp); |
246 | if (!dra7xx->irq_domain) { | |
47ff3de9 | 247 | dev_err(dev, "Failed to get a INTx IRQ domain\n"); |
991bfef8 | 248 | return -ENODEV; |
47ff3de9 KVA |
249 | } |
250 | ||
251 | return 0; | |
252 | } | |
253 | ||
254 | static irqreturn_t dra7xx_pcie_msi_irq_handler(int irq, void *arg) | |
255 | { | |
21baa1c4 | 256 | struct dra7xx_pcie *dra7xx = arg; |
442ec4c0 KVA |
257 | struct dw_pcie *pci = dra7xx->pci; |
258 | struct pcie_port *pp = &pci->pp; | |
47ff3de9 KVA |
259 | u32 reg; |
260 | ||
261 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI); | |
262 | ||
263 | switch (reg) { | |
264 | case MSI: | |
265 | dw_handle_msi_irq(pp); | |
266 | break; | |
267 | case INTA: | |
268 | case INTB: | |
269 | case INTC: | |
270 | case INTD: | |
ebe85a44 KVA |
271 | generic_handle_irq(irq_find_mapping(dra7xx->irq_domain, |
272 | ffs(reg))); | |
47ff3de9 KVA |
273 | break; |
274 | } | |
275 | ||
276 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MSI, reg); | |
277 | ||
278 | return IRQ_HANDLED; | |
279 | } | |
280 | ||
47ff3de9 KVA |
281 | static irqreturn_t dra7xx_pcie_irq_handler(int irq, void *arg) |
282 | { | |
283 | struct dra7xx_pcie *dra7xx = arg; | |
442ec4c0 KVA |
284 | struct dw_pcie *pci = dra7xx->pci; |
285 | struct device *dev = pci->dev; | |
608793e2 | 286 | struct dw_pcie_ep *ep = &pci->ep; |
47ff3de9 KVA |
287 | u32 reg; |
288 | ||
289 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN); | |
290 | ||
291 | if (reg & ERR_SYS) | |
c7f8146b | 292 | dev_dbg(dev, "System Error\n"); |
47ff3de9 KVA |
293 | |
294 | if (reg & ERR_FATAL) | |
c7f8146b | 295 | dev_dbg(dev, "Fatal Error\n"); |
47ff3de9 KVA |
296 | |
297 | if (reg & ERR_NONFATAL) | |
c7f8146b | 298 | dev_dbg(dev, "Non Fatal Error\n"); |
47ff3de9 KVA |
299 | |
300 | if (reg & ERR_COR) | |
c7f8146b | 301 | dev_dbg(dev, "Correctable Error\n"); |
47ff3de9 KVA |
302 | |
303 | if (reg & ERR_AXI) | |
c7f8146b | 304 | dev_dbg(dev, "AXI tag lookup fatal Error\n"); |
47ff3de9 KVA |
305 | |
306 | if (reg & ERR_ECRC) | |
c7f8146b | 307 | dev_dbg(dev, "ECRC Error\n"); |
47ff3de9 KVA |
308 | |
309 | if (reg & PME_TURN_OFF) | |
c7f8146b | 310 | dev_dbg(dev, |
47ff3de9 KVA |
311 | "Power Management Event Turn-Off message received\n"); |
312 | ||
313 | if (reg & PME_TO_ACK) | |
c7f8146b | 314 | dev_dbg(dev, |
47ff3de9 KVA |
315 | "Power Management Turn-Off Ack message received\n"); |
316 | ||
317 | if (reg & PM_PME) | |
c7f8146b | 318 | dev_dbg(dev, "PM Power Management Event message received\n"); |
47ff3de9 KVA |
319 | |
320 | if (reg & LINK_REQ_RST) | |
c7f8146b | 321 | dev_dbg(dev, "Link Request Reset\n"); |
47ff3de9 | 322 | |
608793e2 KVA |
323 | if (reg & LINK_UP_EVT) { |
324 | if (dra7xx->mode == DW_PCIE_EP_TYPE) | |
325 | dw_pcie_ep_linkup(ep); | |
c7f8146b | 326 | dev_dbg(dev, "Link-up state change\n"); |
608793e2 | 327 | } |
47ff3de9 KVA |
328 | |
329 | if (reg & CFG_BME_EVT) | |
c7f8146b | 330 | dev_dbg(dev, "CFG 'Bus Master Enable' change\n"); |
47ff3de9 KVA |
331 | |
332 | if (reg & CFG_MSE_EVT) | |
c7f8146b | 333 | dev_dbg(dev, "CFG 'Memory Space Enable' change\n"); |
47ff3de9 KVA |
334 | |
335 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_IRQSTATUS_MAIN, reg); | |
336 | ||
337 | return IRQ_HANDLED; | |
338 | } | |
339 | ||
85aa1399 KVA |
340 | static void dw_pcie_ep_reset_bar(struct dw_pcie *pci, enum pci_barno bar) |
341 | { | |
342 | u32 reg; | |
343 | ||
344 | reg = PCI_BASE_ADDRESS_0 + (4 * bar); | |
345 | dw_pcie_writel_dbi2(pci, reg, 0x0); | |
346 | dw_pcie_writel_dbi(pci, reg, 0x0); | |
347 | } | |
348 | ||
608793e2 KVA |
349 | static void dra7xx_pcie_ep_init(struct dw_pcie_ep *ep) |
350 | { | |
351 | struct dw_pcie *pci = to_dw_pcie_from_ep(ep); | |
352 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pci); | |
85aa1399 KVA |
353 | enum pci_barno bar; |
354 | ||
355 | for (bar = BAR_0; bar <= BAR_5; bar++) | |
356 | dw_pcie_ep_reset_bar(pci, bar); | |
608793e2 KVA |
357 | |
358 | dra7xx_pcie_enable_wrapper_interrupts(dra7xx); | |
359 | } | |
360 | ||
361 | static void dra7xx_pcie_raise_legacy_irq(struct dra7xx_pcie *dra7xx) | |
362 | { | |
363 | dra7xx_pcie_writel(dra7xx, PCIECTRL_TI_CONF_INTX_ASSERT, 0x1); | |
364 | mdelay(1); | |
365 | dra7xx_pcie_writel(dra7xx, PCIECTRL_TI_CONF_INTX_DEASSERT, 0x1); | |
366 | } | |
367 | ||
368 | static void dra7xx_pcie_raise_msi_irq(struct dra7xx_pcie *dra7xx, | |
369 | u8 interrupt_num) | |
370 | { | |
371 | u32 reg; | |
372 | ||
373 | reg = (interrupt_num - 1) << MSI_VECTOR_SHIFT; | |
374 | reg |= MSI_REQ_GRANT; | |
375 | dra7xx_pcie_writel(dra7xx, PCIECTRL_TI_CONF_MSI_XMT, reg); | |
376 | } | |
377 | ||
378 | static int dra7xx_pcie_raise_irq(struct dw_pcie_ep *ep, | |
379 | enum pci_epc_irq_type type, u8 interrupt_num) | |
380 | { | |
381 | struct dw_pcie *pci = to_dw_pcie_from_ep(ep); | |
382 | struct dra7xx_pcie *dra7xx = to_dra7xx_pcie(pci); | |
383 | ||
384 | switch (type) { | |
385 | case PCI_EPC_IRQ_LEGACY: | |
386 | dra7xx_pcie_raise_legacy_irq(dra7xx); | |
387 | break; | |
388 | case PCI_EPC_IRQ_MSI: | |
389 | dra7xx_pcie_raise_msi_irq(dra7xx, interrupt_num); | |
390 | break; | |
391 | default: | |
392 | dev_err(pci->dev, "UNKNOWN IRQ type\n"); | |
393 | } | |
394 | ||
395 | return 0; | |
396 | } | |
397 | ||
398 | static struct dw_pcie_ep_ops pcie_ep_ops = { | |
399 | .ep_init = dra7xx_pcie_ep_init, | |
400 | .raise_irq = dra7xx_pcie_raise_irq, | |
401 | }; | |
402 | ||
403 | static int __init dra7xx_add_pcie_ep(struct dra7xx_pcie *dra7xx, | |
404 | struct platform_device *pdev) | |
405 | { | |
406 | int ret; | |
407 | struct dw_pcie_ep *ep; | |
408 | struct resource *res; | |
409 | struct device *dev = &pdev->dev; | |
410 | struct dw_pcie *pci = dra7xx->pci; | |
411 | ||
412 | ep = &pci->ep; | |
413 | ep->ops = &pcie_ep_ops; | |
414 | ||
415 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "ep_dbics"); | |
416 | pci->dbi_base = devm_ioremap(dev, res->start, resource_size(res)); | |
417 | if (!pci->dbi_base) | |
418 | return -ENOMEM; | |
419 | ||
420 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "ep_dbics2"); | |
421 | pci->dbi_base2 = devm_ioremap(dev, res->start, resource_size(res)); | |
422 | if (!pci->dbi_base2) | |
423 | return -ENOMEM; | |
424 | ||
425 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "addr_space"); | |
426 | if (!res) | |
427 | return -EINVAL; | |
428 | ||
429 | ep->phys_base = res->start; | |
430 | ep->addr_size = resource_size(res); | |
431 | ||
432 | ret = dw_pcie_ep_init(ep); | |
433 | if (ret) { | |
434 | dev_err(dev, "failed to initialize endpoint\n"); | |
435 | return ret; | |
436 | } | |
437 | ||
438 | return 0; | |
439 | } | |
440 | ||
e73044a0 JH |
441 | static int __init dra7xx_add_pcie_port(struct dra7xx_pcie *dra7xx, |
442 | struct platform_device *pdev) | |
47ff3de9 KVA |
443 | { |
444 | int ret; | |
442ec4c0 KVA |
445 | struct dw_pcie *pci = dra7xx->pci; |
446 | struct pcie_port *pp = &pci->pp; | |
447 | struct device *dev = pci->dev; | |
47ff3de9 | 448 | struct resource *res; |
47ff3de9 KVA |
449 | |
450 | pp->irq = platform_get_irq(pdev, 1); | |
451 | if (pp->irq < 0) { | |
452 | dev_err(dev, "missing IRQ resource\n"); | |
2f3ec752 | 453 | return pp->irq; |
47ff3de9 KVA |
454 | } |
455 | ||
c7f8146b | 456 | ret = devm_request_irq(dev, pp->irq, dra7xx_pcie_msi_irq_handler, |
8ff0ef99 | 457 | IRQF_SHARED | IRQF_NO_THREAD, |
21baa1c4 | 458 | "dra7-pcie-msi", dra7xx); |
47ff3de9 | 459 | if (ret) { |
c7f8146b | 460 | dev_err(dev, "failed to request irq\n"); |
47ff3de9 KVA |
461 | return ret; |
462 | } | |
463 | ||
ebe85a44 KVA |
464 | ret = dra7xx_pcie_init_irq_domain(pp); |
465 | if (ret < 0) | |
466 | return ret; | |
47ff3de9 KVA |
467 | |
468 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "rc_dbics"); | |
442ec4c0 KVA |
469 | pci->dbi_base = devm_ioremap(dev, res->start, resource_size(res)); |
470 | if (!pci->dbi_base) | |
47ff3de9 KVA |
471 | return -ENOMEM; |
472 | ||
473 | ret = dw_pcie_host_init(pp); | |
474 | if (ret) { | |
c7f8146b | 475 | dev_err(dev, "failed to initialize host\n"); |
47ff3de9 KVA |
476 | return ret; |
477 | } | |
478 | ||
479 | return 0; | |
480 | } | |
481 | ||
442ec4c0 | 482 | static const struct dw_pcie_ops dw_pcie_ops = { |
2ed6cc71 | 483 | .cpu_addr_fixup = dra7xx_pcie_cpu_addr_fixup, |
608793e2 KVA |
484 | .start_link = dra7xx_pcie_establish_link, |
485 | .stop_link = dra7xx_pcie_stop_link, | |
442ec4c0 KVA |
486 | .link_up = dra7xx_pcie_link_up, |
487 | }; | |
488 | ||
1f6c4501 KVA |
489 | static void dra7xx_pcie_disable_phy(struct dra7xx_pcie *dra7xx) |
490 | { | |
491 | int phy_count = dra7xx->phy_count; | |
492 | ||
493 | while (phy_count--) { | |
494 | phy_power_off(dra7xx->phy[phy_count]); | |
495 | phy_exit(dra7xx->phy[phy_count]); | |
496 | } | |
497 | } | |
498 | ||
499 | static int dra7xx_pcie_enable_phy(struct dra7xx_pcie *dra7xx) | |
500 | { | |
501 | int phy_count = dra7xx->phy_count; | |
502 | int ret; | |
503 | int i; | |
504 | ||
505 | for (i = 0; i < phy_count; i++) { | |
506 | ret = phy_init(dra7xx->phy[i]); | |
507 | if (ret < 0) | |
508 | goto err_phy; | |
509 | ||
510 | ret = phy_power_on(dra7xx->phy[i]); | |
511 | if (ret < 0) { | |
512 | phy_exit(dra7xx->phy[i]); | |
513 | goto err_phy; | |
514 | } | |
515 | } | |
516 | ||
517 | return 0; | |
518 | ||
519 | err_phy: | |
520 | while (--i >= 0) { | |
521 | phy_power_off(dra7xx->phy[i]); | |
522 | phy_exit(dra7xx->phy[i]); | |
523 | } | |
524 | ||
525 | return ret; | |
526 | } | |
527 | ||
608793e2 KVA |
528 | static const struct dra7xx_pcie_of_data dra7xx_pcie_rc_of_data = { |
529 | .mode = DW_PCIE_RC_TYPE, | |
530 | }; | |
531 | ||
532 | static const struct dra7xx_pcie_of_data dra7xx_pcie_ep_of_data = { | |
533 | .mode = DW_PCIE_EP_TYPE, | |
534 | }; | |
535 | ||
536 | static const struct of_device_id of_dra7xx_pcie_match[] = { | |
537 | { | |
538 | .compatible = "ti,dra7-pcie", | |
539 | .data = &dra7xx_pcie_rc_of_data, | |
540 | }, | |
541 | { | |
542 | .compatible = "ti,dra7-pcie-ep", | |
543 | .data = &dra7xx_pcie_ep_of_data, | |
544 | }, | |
545 | {}, | |
546 | }; | |
547 | ||
f7a2757f KVA |
548 | /* |
549 | * dra7xx_pcie_ep_unaligned_memaccess: workaround for AM572x/AM571x Errata i870 | |
550 | * @dra7xx: the dra7xx device where the workaround should be applied | |
551 | * | |
552 | * Access to the PCIe slave port that are not 32-bit aligned will result | |
553 | * in incorrect mapping to TLP Address and Byte enable fields. Therefore, | |
554 | * byte and half-word accesses are not possible to byte offset 0x1, 0x2, or | |
555 | * 0x3. | |
556 | * | |
557 | * To avoid this issue set PCIE_SS1_AXI2OCP_LEGACY_MODE_ENABLE to 1. | |
558 | */ | |
559 | static int dra7xx_pcie_ep_unaligned_memaccess(struct device *dev) | |
560 | { | |
561 | int ret; | |
562 | struct device_node *np = dev->of_node; | |
563 | struct of_phandle_args args; | |
564 | struct regmap *regmap; | |
565 | ||
566 | regmap = syscon_regmap_lookup_by_phandle(np, | |
567 | "ti,syscon-unaligned-access"); | |
568 | if (IS_ERR(regmap)) { | |
569 | dev_dbg(dev, "can't get ti,syscon-unaligned-access\n"); | |
570 | return -EINVAL; | |
571 | } | |
572 | ||
573 | ret = of_parse_phandle_with_fixed_args(np, "ti,syscon-unaligned-access", | |
574 | 2, 0, &args); | |
575 | if (ret) { | |
576 | dev_err(dev, "failed to parse ti,syscon-unaligned-access\n"); | |
577 | return ret; | |
578 | } | |
579 | ||
580 | ret = regmap_update_bits(regmap, args.args[0], args.args[1], | |
581 | args.args[1]); | |
582 | if (ret) | |
583 | dev_err(dev, "failed to enable unaligned access\n"); | |
584 | ||
585 | of_node_put(args.np); | |
586 | ||
587 | return ret; | |
588 | } | |
589 | ||
47ff3de9 KVA |
590 | static int __init dra7xx_pcie_probe(struct platform_device *pdev) |
591 | { | |
592 | u32 reg; | |
593 | int ret; | |
594 | int irq; | |
595 | int i; | |
596 | int phy_count; | |
597 | struct phy **phy; | |
7a4db656 | 598 | struct device_link **link; |
47ff3de9 KVA |
599 | void __iomem *base; |
600 | struct resource *res; | |
442ec4c0 | 601 | struct dw_pcie *pci; |
150645b9 | 602 | struct pcie_port *pp; |
442ec4c0 | 603 | struct dra7xx_pcie *dra7xx; |
47ff3de9 KVA |
604 | struct device *dev = &pdev->dev; |
605 | struct device_node *np = dev->of_node; | |
606 | char name[10]; | |
602d38bc | 607 | struct gpio_desc *reset; |
608793e2 KVA |
608 | const struct of_device_id *match; |
609 | const struct dra7xx_pcie_of_data *data; | |
610 | enum dw_pcie_device_mode mode; | |
611 | ||
612 | match = of_match_device(of_match_ptr(of_dra7xx_pcie_match), dev); | |
613 | if (!match) | |
614 | return -EINVAL; | |
615 | ||
616 | data = (struct dra7xx_pcie_of_data *)match->data; | |
617 | mode = (enum dw_pcie_device_mode)data->mode; | |
47ff3de9 KVA |
618 | |
619 | dra7xx = devm_kzalloc(dev, sizeof(*dra7xx), GFP_KERNEL); | |
620 | if (!dra7xx) | |
621 | return -ENOMEM; | |
622 | ||
442ec4c0 KVA |
623 | pci = devm_kzalloc(dev, sizeof(*pci), GFP_KERNEL); |
624 | if (!pci) | |
625 | return -ENOMEM; | |
626 | ||
627 | pci->dev = dev; | |
628 | pci->ops = &dw_pcie_ops; | |
629 | ||
630 | pp = &pci->pp; | |
150645b9 BH |
631 | pp->ops = &dra7xx_pcie_host_ops; |
632 | ||
47ff3de9 KVA |
633 | irq = platform_get_irq(pdev, 0); |
634 | if (irq < 0) { | |
a0d21ba1 GS |
635 | dev_err(dev, "missing IRQ resource: %d\n", irq); |
636 | return irq; | |
47ff3de9 KVA |
637 | } |
638 | ||
47ff3de9 KVA |
639 | res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "ti_conf"); |
640 | base = devm_ioremap_nocache(dev, res->start, resource_size(res)); | |
641 | if (!base) | |
642 | return -ENOMEM; | |
643 | ||
644 | phy_count = of_property_count_strings(np, "phy-names"); | |
645 | if (phy_count < 0) { | |
646 | dev_err(dev, "unable to find the strings\n"); | |
647 | return phy_count; | |
648 | } | |
649 | ||
650 | phy = devm_kzalloc(dev, sizeof(*phy) * phy_count, GFP_KERNEL); | |
651 | if (!phy) | |
652 | return -ENOMEM; | |
653 | ||
7a4db656 KVA |
654 | link = devm_kzalloc(dev, sizeof(*link) * phy_count, GFP_KERNEL); |
655 | if (!link) | |
656 | return -ENOMEM; | |
657 | ||
47ff3de9 KVA |
658 | for (i = 0; i < phy_count; i++) { |
659 | snprintf(name, sizeof(name), "pcie-phy%d", i); | |
660 | phy[i] = devm_phy_get(dev, name); | |
661 | if (IS_ERR(phy[i])) | |
662 | return PTR_ERR(phy[i]); | |
7a4db656 KVA |
663 | |
664 | link[i] = device_link_add(dev, &phy[i]->dev, DL_FLAG_STATELESS); | |
665 | if (!link[i]) { | |
666 | ret = -EINVAL; | |
667 | goto err_link; | |
668 | } | |
47ff3de9 KVA |
669 | } |
670 | ||
671 | dra7xx->base = base; | |
672 | dra7xx->phy = phy; | |
442ec4c0 | 673 | dra7xx->pci = pci; |
47ff3de9 KVA |
674 | dra7xx->phy_count = phy_count; |
675 | ||
1f6c4501 KVA |
676 | ret = dra7xx_pcie_enable_phy(dra7xx); |
677 | if (ret) { | |
678 | dev_err(dev, "failed to enable phy\n"); | |
679 | return ret; | |
680 | } | |
681 | ||
9bcf0a6f KVA |
682 | platform_set_drvdata(pdev, dra7xx); |
683 | ||
47ff3de9 KVA |
684 | pm_runtime_enable(dev); |
685 | ret = pm_runtime_get_sync(dev); | |
d3f4caa3 | 686 | if (ret < 0) { |
47ff3de9 | 687 | dev_err(dev, "pm_runtime_get_sync failed\n"); |
0e2bdb0e | 688 | goto err_get_sync; |
47ff3de9 KVA |
689 | } |
690 | ||
602d38bc KVA |
691 | reset = devm_gpiod_get_optional(dev, NULL, GPIOD_OUT_HIGH); |
692 | if (IS_ERR(reset)) { | |
693 | ret = PTR_ERR(reset); | |
694 | dev_err(&pdev->dev, "gpio request failed, ret %d\n", ret); | |
78bdcad0 | 695 | goto err_gpio; |
47ff3de9 KVA |
696 | } |
697 | ||
698 | reg = dra7xx_pcie_readl(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD); | |
699 | reg &= ~LTSSM_EN; | |
700 | dra7xx_pcie_writel(dra7xx, PCIECTRL_DRA7XX_CONF_DEVICE_CMD, reg); | |
701 | ||
ab5fe4f4 KVA |
702 | dra7xx->link_gen = of_pci_get_max_link_speed(np); |
703 | if (dra7xx->link_gen < 0 || dra7xx->link_gen > 2) | |
704 | dra7xx->link_gen = 2; | |
705 | ||
608793e2 KVA |
706 | switch (mode) { |
707 | case DW_PCIE_RC_TYPE: | |
708 | dra7xx_pcie_writel(dra7xx, PCIECTRL_TI_CONF_DEVICE_TYPE, | |
709 | DEVICE_TYPE_RC); | |
710 | ret = dra7xx_add_pcie_port(dra7xx, pdev); | |
711 | if (ret < 0) | |
712 | goto err_gpio; | |
713 | break; | |
714 | case DW_PCIE_EP_TYPE: | |
715 | dra7xx_pcie_writel(dra7xx, PCIECTRL_TI_CONF_DEVICE_TYPE, | |
716 | DEVICE_TYPE_EP); | |
f7a2757f KVA |
717 | |
718 | ret = dra7xx_pcie_ep_unaligned_memaccess(dev); | |
719 | if (ret) | |
720 | goto err_gpio; | |
721 | ||
608793e2 KVA |
722 | ret = dra7xx_add_pcie_ep(dra7xx, pdev); |
723 | if (ret < 0) | |
724 | goto err_gpio; | |
725 | break; | |
726 | default: | |
727 | dev_err(dev, "INVALID device type %d\n", mode); | |
728 | } | |
729 | dra7xx->mode = mode; | |
47ff3de9 | 730 | |
d4c7d1a0 K |
731 | ret = devm_request_irq(dev, irq, dra7xx_pcie_irq_handler, |
732 | IRQF_SHARED, "dra7xx-pcie-main", dra7xx); | |
733 | if (ret) { | |
734 | dev_err(dev, "failed to request irq\n"); | |
735 | goto err_gpio; | |
736 | } | |
737 | ||
47ff3de9 KVA |
738 | return 0; |
739 | ||
78bdcad0 | 740 | err_gpio: |
47ff3de9 | 741 | pm_runtime_put(dev); |
0e2bdb0e KVA |
742 | |
743 | err_get_sync: | |
47ff3de9 | 744 | pm_runtime_disable(dev); |
1f6c4501 | 745 | dra7xx_pcie_disable_phy(dra7xx); |
47ff3de9 | 746 | |
7a4db656 KVA |
747 | err_link: |
748 | while (--i >= 0) | |
749 | device_link_del(link[i]); | |
750 | ||
47ff3de9 KVA |
751 | return ret; |
752 | } | |
753 | ||
e52eb445 | 754 | #ifdef CONFIG_PM_SLEEP |
389c7094 KVA |
755 | static int dra7xx_pcie_suspend(struct device *dev) |
756 | { | |
757 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
442ec4c0 | 758 | struct dw_pcie *pci = dra7xx->pci; |
389c7094 KVA |
759 | u32 val; |
760 | ||
608793e2 KVA |
761 | if (dra7xx->mode != DW_PCIE_RC_TYPE) |
762 | return 0; | |
763 | ||
389c7094 | 764 | /* clear MSE */ |
442ec4c0 | 765 | val = dw_pcie_readl_dbi(pci, PCI_COMMAND); |
389c7094 | 766 | val &= ~PCI_COMMAND_MEMORY; |
442ec4c0 | 767 | dw_pcie_writel_dbi(pci, PCI_COMMAND, val); |
389c7094 KVA |
768 | |
769 | return 0; | |
770 | } | |
771 | ||
772 | static int dra7xx_pcie_resume(struct device *dev) | |
773 | { | |
774 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
442ec4c0 | 775 | struct dw_pcie *pci = dra7xx->pci; |
389c7094 KVA |
776 | u32 val; |
777 | ||
608793e2 KVA |
778 | if (dra7xx->mode != DW_PCIE_RC_TYPE) |
779 | return 0; | |
780 | ||
389c7094 | 781 | /* set MSE */ |
442ec4c0 | 782 | val = dw_pcie_readl_dbi(pci, PCI_COMMAND); |
389c7094 | 783 | val |= PCI_COMMAND_MEMORY; |
442ec4c0 | 784 | dw_pcie_writel_dbi(pci, PCI_COMMAND, val); |
389c7094 KVA |
785 | |
786 | return 0; | |
787 | } | |
788 | ||
e52eb445 KVA |
789 | static int dra7xx_pcie_suspend_noirq(struct device *dev) |
790 | { | |
791 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
e52eb445 | 792 | |
1f6c4501 | 793 | dra7xx_pcie_disable_phy(dra7xx); |
e52eb445 KVA |
794 | |
795 | return 0; | |
796 | } | |
797 | ||
798 | static int dra7xx_pcie_resume_noirq(struct device *dev) | |
799 | { | |
800 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
e52eb445 | 801 | int ret; |
e52eb445 | 802 | |
1f6c4501 KVA |
803 | ret = dra7xx_pcie_enable_phy(dra7xx); |
804 | if (ret) { | |
805 | dev_err(dev, "failed to enable phy\n"); | |
806 | return ret; | |
e52eb445 KVA |
807 | } |
808 | ||
809 | return 0; | |
e52eb445 KVA |
810 | } |
811 | #endif | |
812 | ||
9c049bea K |
813 | void dra7xx_pcie_shutdown(struct platform_device *pdev) |
814 | { | |
815 | struct device *dev = &pdev->dev; | |
816 | struct dra7xx_pcie *dra7xx = dev_get_drvdata(dev); | |
817 | int ret; | |
818 | ||
819 | dra7xx_pcie_stop_link(dra7xx->pci); | |
820 | ||
821 | ret = pm_runtime_put_sync(dev); | |
822 | if (ret < 0) | |
823 | dev_dbg(dev, "pm_runtime_put_sync failed\n"); | |
824 | ||
825 | pm_runtime_disable(dev); | |
826 | dra7xx_pcie_disable_phy(dra7xx); | |
827 | } | |
828 | ||
e52eb445 | 829 | static const struct dev_pm_ops dra7xx_pcie_pm_ops = { |
389c7094 | 830 | SET_SYSTEM_SLEEP_PM_OPS(dra7xx_pcie_suspend, dra7xx_pcie_resume) |
e52eb445 KVA |
831 | SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(dra7xx_pcie_suspend_noirq, |
832 | dra7xx_pcie_resume_noirq) | |
833 | }; | |
834 | ||
47ff3de9 | 835 | static struct platform_driver dra7xx_pcie_driver = { |
47ff3de9 KVA |
836 | .driver = { |
837 | .name = "dra7-pcie", | |
47ff3de9 | 838 | .of_match_table = of_dra7xx_pcie_match, |
d29438d6 | 839 | .suppress_bind_attrs = true, |
e52eb445 | 840 | .pm = &dra7xx_pcie_pm_ops, |
47ff3de9 | 841 | }, |
9c049bea | 842 | .shutdown = dra7xx_pcie_shutdown, |
47ff3de9 | 843 | }; |
d29438d6 | 844 | builtin_platform_driver_probe(dra7xx_pcie_driver, dra7xx_pcie_probe); |