projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
blk-mq: add mq_ops->commit_rqs()
[linux-2.6-block.git] / drivers / nvme / host / pci.c
CommitLineData
b60503ba
MW		 1/*
2 * NVM Express device driver
6eb0d698 3 * Copyright (c) 2011-2014, Intel Corporation.
b60503ba
MW		 4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms and conditions of the GNU General Public License,
7 * version 2, as published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
b60503ba
MW		 13 */
14
a0a3408e 15#include <linux/aer.h>
18119775 16#include <linux/async.h>
b60503ba 17#include <linux/blkdev.h>
a4aea562 18#include <linux/blk-mq.h>
dca51e78 19#include <linux/blk-mq-pci.h>
ff5350a8 20#include <linux/dmi.h>
b60503ba
MW		 21#include <linux/init.h>
22#include <linux/interrupt.h>
23#include <linux/io.h>
b60503ba
MW		 24#include <linux/mm.h>
25#include <linux/module.h>
77bf25ea 26#include <linux/mutex.h>
d0877473 27#include <linux/once.h>
b60503ba 28#include <linux/pci.h>
e1e5e564 29#include <linux/t10-pi.h>
b60503ba 30#include <linux/types.h>
2f8e2c87 31#include <linux/io-64-nonatomic-lo-hi.h>
a98e58e5 32#include <linux/sed-opal.h>
0f238ff5 33#include <linux/pci-p2pdma.h>
797a796a 34
f11bb3e2
CH		 35#include "nvme.h"
36
b60503ba
MW		 37#define SQ_SIZE(depth) (depth * sizeof(struct nvme_command))
38#define CQ_SIZE(depth) (depth * sizeof(struct nvme_completion))
c965809c 39
a7a7cbe3 40#define SGES_PER_PAGE (PAGE_SIZE / sizeof(struct nvme_sgl_desc))
9d43cf64 41
943e942e
JA		 42/*
43 * These can be higher, but we need to ensure that any command doesn't
44 * require an sg allocation that needs more than a page of data.
45 */
46#define NVME_MAX_KB_SZ 4096
47#define NVME_MAX_SEGS 127
48
58ffacb5
MW		 49static int use_threaded_interrupts;
50module_param(use_threaded_interrupts, int, 0);
51
8ffaadf7 52static bool use_cmb_sqes = true;
69f4eb9f 53module_param(use_cmb_sqes, bool, 0444);
8ffaadf7
JD		 54MODULE_PARM_DESC(use_cmb_sqes, "use controller's memory buffer for I/O SQes");
55
87ad72a5
CH		 56static unsigned int max_host_mem_size_mb = 128;
57module_param(max_host_mem_size_mb, uint, 0444);
58MODULE_PARM_DESC(max_host_mem_size_mb,
59 "Maximum Host Memory Buffer (HMB) size per controller (in MiB)");
1fa6aead 60
a7a7cbe3
CK		 61static unsigned int sgl_threshold = SZ_32K;
62module_param(sgl_threshold, uint, 0644);
63MODULE_PARM_DESC(sgl_threshold,
64 "Use SGLs when average request segment size is larger or equal to "
65 "this size. Use 0 to disable SGLs.");
66
b27c1e68 67static int io_queue_depth_set(const char *val, const struct kernel_param *kp);
68static const struct kernel_param_ops io_queue_depth_ops = {
69 .set = io_queue_depth_set,
70 .get = param_get_int,
71};
72
73static int io_queue_depth = 1024;
74module_param_cb(io_queue_depth, &io_queue_depth_ops, &io_queue_depth, 0644);
75MODULE_PARM_DESC(io_queue_depth, "set io queue depth, should >= 2");
76
3b6592f7
JA		 77static int queue_count_set(const char *val, const struct kernel_param *kp);
78static const struct kernel_param_ops queue_count_ops = {
79 .set = queue_count_set,
80 .get = param_get_int,
81};
82
83static int write_queues;
84module_param_cb(write_queues, &queue_count_ops, &write_queues, 0644);
85MODULE_PARM_DESC(write_queues,
86 "Number of queues to use for writes. If not set, reads and writes "
87 "will share a queue set.");
88
a4668d9b 89static int poll_queues = 0;
4b04cc6a
JA		 90module_param_cb(poll_queues, &queue_count_ops, &poll_queues, 0644);
91MODULE_PARM_DESC(poll_queues, "Number of queues to use for polled IO.");
92
1c63dc66
CH		 93struct nvme_dev;
94struct nvme_queue;
b3fffdef 95
a5cdb68c 96static void nvme_dev_disable(struct nvme_dev *dev, bool shutdown);
d4b4ff8e 97
3b6592f7
JA		 98enum {
99 NVMEQ_TYPE_READ,
100 NVMEQ_TYPE_WRITE,
4b04cc6a 101 NVMEQ_TYPE_POLL,
3b6592f7
JA		 102 NVMEQ_TYPE_NR,
103};
104
1c63dc66
CH		 105/*
106 * Represents an NVM Express device. Each nvme_dev is a PCI function.
107 */
108struct nvme_dev {
147b27e4 109 struct nvme_queue *queues;
1c63dc66
CH		 110 struct blk_mq_tag_set tagset;
111 struct blk_mq_tag_set admin_tagset;
112 u32 __iomem *dbs;
113 struct device *dev;
114 struct dma_pool *prp_page_pool;
115 struct dma_pool *prp_small_pool;
1c63dc66
CH		 116 unsigned online_queues;
117 unsigned max_qid;
3b6592f7 118 unsigned io_queues[NVMEQ_TYPE_NR];
22b55601 119 unsigned int num_vecs;
1c63dc66
CH		 120 int q_depth;
121 u32 db_stride;
1c63dc66 122 void __iomem *bar;
97f6ef64 123 unsigned long bar_mapped_size;
5c8809e6 124 struct work_struct remove_work;
77bf25ea 125 struct mutex shutdown_lock;
1c63dc66 126 bool subsystem;
1c63dc66 127 u64 cmb_size;
0f238ff5 128 bool cmb_use_sqes;
1c63dc66 129 u32 cmbsz;
202021c1 130 u32 cmbloc;
1c63dc66 131 struct nvme_ctrl ctrl;
db3cbfff 132 struct completion ioq_wait;
87ad72a5 133
943e942e
JA		 134 mempool_t *iod_mempool;
135
87ad72a5 136 /* shadow doorbell buffer support: */
f9f38e33
HK		 137 u32 *dbbuf_dbs;
138 dma_addr_t dbbuf_dbs_dma_addr;
139 u32 *dbbuf_eis;
140 dma_addr_t dbbuf_eis_dma_addr;
87ad72a5
CH		 141
142 /* host memory buffer support: */
143 u64 host_mem_size;
144 u32 nr_host_mem_descs;
4033f35d 145 dma_addr_t host_mem_descs_dma;
87ad72a5
CH		 146 struct nvme_host_mem_buf_desc *host_mem_descs;
147 void **host_mem_desc_bufs;
4d115420 148};
1fa6aead 149
b27c1e68 150static int io_queue_depth_set(const char *val, const struct kernel_param *kp)
151{
152 int n = 0, ret;
153
154 ret = kstrtoint(val, 10, &n);
155 if (ret != 0 || n < 2)
156 return -EINVAL;
157
158 return param_set_int(val, kp);
159}
160
3b6592f7
JA		 161static int queue_count_set(const char *val, const struct kernel_param *kp)
162{
163 int n = 0, ret;
164
165 ret = kstrtoint(val, 10, &n);
166 if (n > num_possible_cpus())
167 n = num_possible_cpus();
168
169 return param_set_int(val, kp);
170}
171
f9f38e33
HK		 172static inline unsigned int sq_idx(unsigned int qid, u32 stride)
173{
174 return qid * 2 * stride;
175}
176
177static inline unsigned int cq_idx(unsigned int qid, u32 stride)
178{
179 return (qid * 2 + 1) * stride;
180}
181
1c63dc66
CH		 182static inline struct nvme_dev *to_nvme_dev(struct nvme_ctrl *ctrl)
183{
184 return container_of(ctrl, struct nvme_dev, ctrl);
185}
186
b60503ba
MW		 187/*
188 * An NVM Express queue. Each device has at least two (one for admin
189 * commands and one for I/O commands).
190 */
191struct nvme_queue {
192 struct device *q_dmadev;
091b6092 193 struct nvme_dev *dev;
1ab0cd69 194 spinlock_t sq_lock;
b60503ba 195 struct nvme_command *sq_cmds;
0f238ff5 196 bool sq_cmds_is_io;
1ab0cd69 197 spinlock_t cq_lock ____cacheline_aligned_in_smp;
b60503ba 198 volatile struct nvme_completion *cqes;
42483228 199 struct blk_mq_tags **tags;
b60503ba
MW		 200 dma_addr_t sq_dma_addr;
201 dma_addr_t cq_dma_addr;
b60503ba
MW		 202 u32 __iomem *q_db;
203 u16 q_depth;
6222d172 204 s16 cq_vector;
b60503ba
MW		 205 u16 sq_tail;
206 u16 cq_head;
68fa9dbe 207 u16 last_cq_head;
c30341dc 208 u16 qid;
e9539f47 209 u8 cq_phase;
4b04cc6a 210 u8 polled;
f9f38e33
HK		 211 u32 *dbbuf_sq_db;
212 u32 *dbbuf_cq_db;
213 u32 *dbbuf_sq_ei;
214 u32 *dbbuf_cq_ei;
b60503ba
MW		 215};
216
71bd150c
CH		 217/*
218 * The nvme_iod describes the data in an I/O, including the list of PRP
219 * entries. You can't see it in this data structure because C doesn't let
f4800d6d 220 * me express that. Use nvme_init_iod to ensure there's enough space
71bd150c
CH		 221 * allocated to store the PRP list.
222 */
223struct nvme_iod {
d49187e9 224 struct nvme_request req;
f4800d6d 225 struct nvme_queue *nvmeq;
a7a7cbe3 226 bool use_sgl;
f4800d6d 227 int aborted;
71bd150c 228 int npages; /* In the PRP list. 0 means small pool in use */
71bd150c
CH		 229 int nents; /* Used in scatterlist */
230 int length; /* Of data, in bytes */
231 dma_addr_t first_dma;
bf684057 232 struct scatterlist meta_sg; /* metadata requires single contiguous buffer */
f4800d6d
CH		 233 struct scatterlist *sg;
234 struct scatterlist inline_sg[0];
b60503ba
MW		 235};
236
237/*
238 * Check we didin't inadvertently grow the command struct
239 */
240static inline void _nvme_check_size(void)
241{
242 BUILD_BUG_ON(sizeof(struct nvme_rw_command) != 64);
243 BUILD_BUG_ON(sizeof(struct nvme_create_cq) != 64);
244 BUILD_BUG_ON(sizeof(struct nvme_create_sq) != 64);
245 BUILD_BUG_ON(sizeof(struct nvme_delete_queue) != 64);
246 BUILD_BUG_ON(sizeof(struct nvme_features) != 64);
f8ebf840 247 BUILD_BUG_ON(sizeof(struct nvme_format_cmd) != 64);
c30341dc 248 BUILD_BUG_ON(sizeof(struct nvme_abort_cmd) != 64);
b60503ba 249 BUILD_BUG_ON(sizeof(struct nvme_command) != 64);
0add5e8e
JT		 250 BUILD_BUG_ON(sizeof(struct nvme_id_ctrl) != NVME_IDENTIFY_DATA_SIZE);
251 BUILD_BUG_ON(sizeof(struct nvme_id_ns) != NVME_IDENTIFY_DATA_SIZE);
b60503ba 252 BUILD_BUG_ON(sizeof(struct nvme_lba_range_type) != 64);
6ecec745 253 BUILD_BUG_ON(sizeof(struct nvme_smart_log) != 512);
f9f38e33
HK		 254 BUILD_BUG_ON(sizeof(struct nvme_dbbuf) != 64);
255}
256
3b6592f7
JA		 257static unsigned int max_io_queues(void)
258{
4b04cc6a 259 return num_possible_cpus() + write_queues + poll_queues;
3b6592f7
JA		 260}
261
262static unsigned int max_queue_count(void)
263{
264 /* IO queues + admin queue */
265 return 1 + max_io_queues();
266}
267
f9f38e33
HK		 268static inline unsigned int nvme_dbbuf_size(u32 stride)
269{
3b6592f7 270 return (max_queue_count() * 8 * stride);
f9f38e33
HK		 271}
272
273static int nvme_dbbuf_dma_alloc(struct nvme_dev *dev)
274{
275 unsigned int mem_size = nvme_dbbuf_size(dev->db_stride);
276
277 if (dev->dbbuf_dbs)
278 return 0;
279
280 dev->dbbuf_dbs = dma_alloc_coherent(dev->dev, mem_size,
281 &dev->dbbuf_dbs_dma_addr,
282 GFP_KERNEL);
283 if (!dev->dbbuf_dbs)
284 return -ENOMEM;
285 dev->dbbuf_eis = dma_alloc_coherent(dev->dev, mem_size,
286 &dev->dbbuf_eis_dma_addr,
287 GFP_KERNEL);
288 if (!dev->dbbuf_eis) {
289 dma_free_coherent(dev->dev, mem_size,
290 dev->dbbuf_dbs, dev->dbbuf_dbs_dma_addr);
291 dev->dbbuf_dbs = NULL;
292 return -ENOMEM;
293 }
294
295 return 0;
296}
297
298static void nvme_dbbuf_dma_free(struct nvme_dev *dev)
299{
300 unsigned int mem_size = nvme_dbbuf_size(dev->db_stride);
301
302 if (dev->dbbuf_dbs) {
303 dma_free_coherent(dev->dev, mem_size,
304 dev->dbbuf_dbs, dev->dbbuf_dbs_dma_addr);
305 dev->dbbuf_dbs = NULL;
306 }
307 if (dev->dbbuf_eis) {
308 dma_free_coherent(dev->dev, mem_size,
309 dev->dbbuf_eis, dev->dbbuf_eis_dma_addr);
310 dev->dbbuf_eis = NULL;
311 }
312}
313
314static void nvme_dbbuf_init(struct nvme_dev *dev,
315 struct nvme_queue *nvmeq, int qid)
316{
317 if (!dev->dbbuf_dbs || !qid)
318 return;
319
320 nvmeq->dbbuf_sq_db = &dev->dbbuf_dbs[sq_idx(qid, dev->db_stride)];
321 nvmeq->dbbuf_cq_db = &dev->dbbuf_dbs[cq_idx(qid, dev->db_stride)];
322 nvmeq->dbbuf_sq_ei = &dev->dbbuf_eis[sq_idx(qid, dev->db_stride)];
323 nvmeq->dbbuf_cq_ei = &dev->dbbuf_eis[cq_idx(qid, dev->db_stride)];
324}
325
326static void nvme_dbbuf_set(struct nvme_dev *dev)
327{
328 struct nvme_command c;
329
330 if (!dev->dbbuf_dbs)
331 return;
332
333 memset(&c, 0, sizeof(c));
334 c.dbbuf.opcode = nvme_admin_dbbuf;
335 c.dbbuf.prp1 = cpu_to_le64(dev->dbbuf_dbs_dma_addr);
336 c.dbbuf.prp2 = cpu_to_le64(dev->dbbuf_eis_dma_addr);
337
338 if (nvme_submit_sync_cmd(dev->ctrl.admin_q, &c, NULL, 0)) {
9bdcfb10 339 dev_warn(dev->ctrl.device, "unable to set dbbuf\n");
f9f38e33
HK		 340 /* Free memory and continue on */
341 nvme_dbbuf_dma_free(dev);
342 }
343}
344
345static inline int nvme_dbbuf_need_event(u16 event_idx, u16 new_idx, u16 old)
346{
347 return (u16)(new_idx - event_idx - 1) < (u16)(new_idx - old);
348}
349
350/* Update dbbuf and return true if an MMIO is required */
351static bool nvme_dbbuf_update_and_check_event(u16 value, u32 *dbbuf_db,
352 volatile u32 *dbbuf_ei)
353{
354 if (dbbuf_db) {
355 u16 old_value;
356
357 /*
358 * Ensure that the queue is written before updating
359 * the doorbell in memory
360 */
361 wmb();
362
363 old_value = *dbbuf_db;
364 *dbbuf_db = value;
365
f1ed3df2
MW		 366 /*
367 * Ensure that the doorbell is updated before reading the event
368 * index from memory. The controller needs to provide similar
369 * ordering to ensure the envent index is updated before reading
370 * the doorbell.
371 */
372 mb();
373
f9f38e33
HK		 374 if (!nvme_dbbuf_need_event(*dbbuf_ei, value, old_value))
375 return false;
376 }
377
378 return true;
b60503ba
MW		 379}
380
ac3dd5bd
JA		 381/*
382 * Max size of iod being embedded in the request payload
383 */
384#define NVME_INT_PAGES 2
5fd4ce1b 385#define NVME_INT_BYTES(dev) (NVME_INT_PAGES * (dev)->ctrl.page_size)
ac3dd5bd
JA		 386
387/*
388 * Will slightly overestimate the number of pages needed. This is OK
389 * as it only leads to a small amount of wasted memory for the lifetime of
390 * the I/O.
391 */
392static int nvme_npages(unsigned size, struct nvme_dev *dev)
393{
5fd4ce1b
CH		 394 unsigned nprps = DIV_ROUND_UP(size + dev->ctrl.page_size,
395 dev->ctrl.page_size);
ac3dd5bd
JA		 396 return DIV_ROUND_UP(8 * nprps, PAGE_SIZE - 8);
397}
398
a7a7cbe3
CK		 399/*
400 * Calculates the number of pages needed for the SGL segments. For example a 4k
401 * page can accommodate 256 SGL descriptors.
402 */
403static int nvme_pci_npages_sgl(unsigned int num_seg)
ac3dd5bd 404{
a7a7cbe3 405 return DIV_ROUND_UP(num_seg * sizeof(struct nvme_sgl_desc), PAGE_SIZE);
f4800d6d 406}
ac3dd5bd 407
a7a7cbe3
CK		 408static unsigned int nvme_pci_iod_alloc_size(struct nvme_dev *dev,
409 unsigned int size, unsigned int nseg, bool use_sgl)
f4800d6d 410{
a7a7cbe3
CK		 411 size_t alloc_size;
412
413 if (use_sgl)
414 alloc_size = sizeof(__le64 *) * nvme_pci_npages_sgl(nseg);
415 else
416 alloc_size = sizeof(__le64 *) * nvme_npages(size, dev);
417
418 return alloc_size + sizeof(struct scatterlist) * nseg;
f4800d6d 419}
ac3dd5bd 420
a7a7cbe3 421static unsigned int nvme_pci_cmd_size(struct nvme_dev *dev, bool use_sgl)
f4800d6d 422{
a7a7cbe3
CK		 423 unsigned int alloc_size = nvme_pci_iod_alloc_size(dev,
424 NVME_INT_BYTES(dev), NVME_INT_PAGES,
425 use_sgl);
426
427 return sizeof(struct nvme_iod) + alloc_size;
ac3dd5bd
JA		 428}
429
a4aea562
MB		 430static int nvme_admin_init_hctx(struct blk_mq_hw_ctx *hctx, void *data,
431 unsigned int hctx_idx)
e85248e5 432{
a4aea562 433 struct nvme_dev *dev = data;
147b27e4 434 struct nvme_queue *nvmeq = &dev->queues[0];
a4aea562 435
42483228
KB		 436 WARN_ON(hctx_idx != 0);
437 WARN_ON(dev->admin_tagset.tags[0] != hctx->tags);
438 WARN_ON(nvmeq->tags);
439
a4aea562 440 hctx->driver_data = nvmeq;
42483228 441 nvmeq->tags = &dev->admin_tagset.tags[0];
a4aea562 442 return 0;
e85248e5
MW		 443}
444
4af0e21c
KB		 445static void nvme_admin_exit_hctx(struct blk_mq_hw_ctx *hctx, unsigned int hctx_idx)
446{
447 struct nvme_queue *nvmeq = hctx->driver_data;
448
449 nvmeq->tags = NULL;
450}
451
a4aea562
MB		 452static int nvme_init_hctx(struct blk_mq_hw_ctx *hctx, void *data,
453 unsigned int hctx_idx)
b60503ba 454{
a4aea562 455 struct nvme_dev *dev = data;
147b27e4 456 struct nvme_queue *nvmeq = &dev->queues[hctx_idx + 1];
a4aea562 457
42483228
KB		 458 if (!nvmeq->tags)
459 nvmeq->tags = &dev->tagset.tags[hctx_idx];
b60503ba 460
42483228 461 WARN_ON(dev->tagset.tags[hctx_idx] != hctx->tags);
a4aea562
MB		 462 hctx->driver_data = nvmeq;
463 return 0;
b60503ba
MW		 464}
465
d6296d39
CH		 466static int nvme_init_request(struct blk_mq_tag_set *set, struct request *req,
467 unsigned int hctx_idx, unsigned int numa_node)
b60503ba 468{
d6296d39 469 struct nvme_dev *dev = set->driver_data;
f4800d6d 470 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
0350815a 471 int queue_idx = (set == &dev->tagset) ? hctx_idx + 1 : 0;
147b27e4 472 struct nvme_queue *nvmeq = &dev->queues[queue_idx];
a4aea562
MB		 473
474 BUG_ON(!nvmeq);
f4800d6d 475 iod->nvmeq = nvmeq;
59e29ce6
SG		 476
477 nvme_req(req)->ctrl = &dev->ctrl;
a4aea562
MB		 478 return 0;
479}
480
3b6592f7
JA		 481static int queue_irq_offset(struct nvme_dev *dev)
482{
483 /* if we have more than 1 vec, admin queue offsets us by 1 */
484 if (dev->num_vecs > 1)
485 return 1;
486
487 return 0;
488}
489
dca51e78
CH		 490static int nvme_pci_map_queues(struct blk_mq_tag_set *set)
491{
492 struct nvme_dev *dev = set->driver_data;
3b6592f7
JA		 493 int i, qoff, offset;
494
495 offset = queue_irq_offset(dev);
496 for (i = 0, qoff = 0; i < set->nr_maps; i++) {
497 struct blk_mq_queue_map *map = &set->map[i];
498
499 map->nr_queues = dev->io_queues[i];
500 if (!map->nr_queues) {
501 BUG_ON(i == NVMEQ_TYPE_READ);
dca51e78 502
3b6592f7
JA		 503 /* shared set, resuse read set parameters */
504 map->nr_queues = dev->io_queues[NVMEQ_TYPE_READ];
505 qoff = 0;
506 offset = queue_irq_offset(dev);
507 }
508
4b04cc6a
JA		 509 /*
510 * The poll queue(s) doesn't have an IRQ (and hence IRQ
511 * affinity), so use the regular blk-mq cpu mapping
512 */
3b6592f7 513 map->queue_offset = qoff;
4b04cc6a
JA		 514 if (i != NVMEQ_TYPE_POLL)
515 blk_mq_pci_map_queues(map, to_pci_dev(dev->dev), offset);
516 else
517 blk_mq_map_queues(map);
3b6592f7
JA		 518 qoff += map->nr_queues;
519 offset += map->nr_queues;
520 }
521
522 return 0;
dca51e78
CH		 523}
524
b60503ba 525/**
90ea5ca4 526 * nvme_submit_cmd() - Copy a command into a queue and ring the doorbell
b60503ba
MW		 527 * @nvmeq: The queue to use
528 * @cmd: The command to send
b60503ba 529 */
90ea5ca4 530static void nvme_submit_cmd(struct nvme_queue *nvmeq, struct nvme_command *cmd)
b60503ba 531{
90ea5ca4 532 spin_lock(&nvmeq->sq_lock);
0f238ff5
LG		 533
534 memcpy(&nvmeq->sq_cmds[nvmeq->sq_tail], cmd, sizeof(*cmd));
8ffaadf7 535
90ea5ca4
CH		 536 if (++nvmeq->sq_tail == nvmeq->q_depth)
537 nvmeq->sq_tail = 0;
538 if (nvme_dbbuf_update_and_check_event(nvmeq->sq_tail,
539 nvmeq->dbbuf_sq_db, nvmeq->dbbuf_sq_ei))
540 writel(nvmeq->sq_tail, nvmeq->q_db);
541 spin_unlock(&nvmeq->sq_lock);
b60503ba
MW		 542}
543
a7a7cbe3 544static void **nvme_pci_iod_list(struct request *req)
b60503ba 545{
f4800d6d 546 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
a7a7cbe3 547 return (void **)(iod->sg + blk_rq_nr_phys_segments(req));
b60503ba
MW		 548}
549
955b1b5a
MI		 550static inline bool nvme_pci_use_sgls(struct nvme_dev *dev, struct request *req)
551{
552 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
20469a37 553 int nseg = blk_rq_nr_phys_segments(req);
955b1b5a
MI		 554 unsigned int avg_seg_size;
555
20469a37
KB		 556 if (nseg == 0)
557 return false;
558
559 avg_seg_size = DIV_ROUND_UP(blk_rq_payload_bytes(req), nseg);
955b1b5a
MI		 560
561 if (!(dev->ctrl.sgls & ((1 << 0) | (1 << 1))))
562 return false;
563 if (!iod->nvmeq->qid)
564 return false;
565 if (!sgl_threshold || avg_seg_size < sgl_threshold)
566 return false;
567 return true;
568}
569
fc17b653 570static blk_status_t nvme_init_iod(struct request *rq, struct nvme_dev *dev)
ac3dd5bd 571{
f4800d6d 572 struct nvme_iod *iod = blk_mq_rq_to_pdu(rq);
f9d03f96 573 int nseg = blk_rq_nr_phys_segments(rq);
b131c61d 574 unsigned int size = blk_rq_payload_bytes(rq);
ac3dd5bd 575
955b1b5a
MI		 576 iod->use_sgl = nvme_pci_use_sgls(dev, rq);
577
f4800d6d 578 if (nseg > NVME_INT_PAGES || size > NVME_INT_BYTES(dev)) {
943e942e 579 iod->sg = mempool_alloc(dev->iod_mempool, GFP_ATOMIC);
f4800d6d 580 if (!iod->sg)
fc17b653 581 return BLK_STS_RESOURCE;
f4800d6d
CH		 582 } else {
583 iod->sg = iod->inline_sg;
ac3dd5bd
JA		 584 }
585
f4800d6d
CH		 586 iod->aborted = 0;
587 iod->npages = -1;
588 iod->nents = 0;
589 iod->length = size;
f80ec966 590
fc17b653 591 return BLK_STS_OK;
ac3dd5bd
JA		 592}
593
f4800d6d 594static void nvme_free_iod(struct nvme_dev *dev, struct request *req)
b60503ba 595{
f4800d6d 596 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
a7a7cbe3
CK		 597 const int last_prp = dev->ctrl.page_size / sizeof(__le64) - 1;
598 dma_addr_t dma_addr = iod->first_dma, next_dma_addr;
599
eca18b23 600 int i;
eca18b23
MW		 601
602 if (iod->npages == 0)
a7a7cbe3
CK		 603 dma_pool_free(dev->prp_small_pool, nvme_pci_iod_list(req)[0],
604 dma_addr);
605
eca18b23 606 for (i = 0; i < iod->npages; i++) {
a7a7cbe3
CK		 607 void *addr = nvme_pci_iod_list(req)[i];
608
609 if (iod->use_sgl) {
610 struct nvme_sgl_desc *sg_list = addr;
611
612 next_dma_addr =
613 le64_to_cpu((sg_list[SGES_PER_PAGE - 1]).addr);
614 } else {
615 __le64 *prp_list = addr;
616
617 next_dma_addr = le64_to_cpu(prp_list[last_prp]);
618 }
619
620 dma_pool_free(dev->prp_page_pool, addr, dma_addr);
621 dma_addr = next_dma_addr;
eca18b23 622 }
ac3dd5bd 623
f4800d6d 624 if (iod->sg != iod->inline_sg)
943e942e 625 mempool_free(iod->sg, dev->iod_mempool);
b4ff9c8d
KB		 626}
627
d0877473
KB		 628static void nvme_print_sgl(struct scatterlist *sgl, int nents)
629{
630 int i;
631 struct scatterlist *sg;
632
633 for_each_sg(sgl, sg, nents, i) {
634 dma_addr_t phys = sg_phys(sg);
635 pr_warn("sg[%d] phys_addr:%pad offset:%d length:%d "
636 "dma_address:%pad dma_length:%d\n",
637 i, &phys, sg->offset, sg->length, &sg_dma_address(sg),
638 sg_dma_len(sg));
639 }
640}
641
a7a7cbe3
CK		 642static blk_status_t nvme_pci_setup_prps(struct nvme_dev *dev,
643 struct request *req, struct nvme_rw_command *cmnd)
ff22b54f 644{
f4800d6d 645 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
99802a7a 646 struct dma_pool *pool;
b131c61d 647 int length = blk_rq_payload_bytes(req);
eca18b23 648 struct scatterlist *sg = iod->sg;
ff22b54f
MW		 649 int dma_len = sg_dma_len(sg);
650 u64 dma_addr = sg_dma_address(sg);
5fd4ce1b 651 u32 page_size = dev->ctrl.page_size;
f137e0f1 652 int offset = dma_addr & (page_size - 1);
e025344c 653 __le64 *prp_list;
a7a7cbe3 654 void **list = nvme_pci_iod_list(req);
e025344c 655 dma_addr_t prp_dma;
eca18b23 656 int nprps, i;
ff22b54f 657
1d090624 658 length -= (page_size - offset);
5228b328
JS		 659 if (length <= 0) {
660 iod->first_dma = 0;
a7a7cbe3 661 goto done;
5228b328 662 }
ff22b54f 663
1d090624 664 dma_len -= (page_size - offset);
ff22b54f 665 if (dma_len) {
1d090624 666 dma_addr += (page_size - offset);
ff22b54f
MW		 667 } else {
668 sg = sg_next(sg);
669 dma_addr = sg_dma_address(sg);
670 dma_len = sg_dma_len(sg);
671 }
672
1d090624 673 if (length <= page_size) {
edd10d33 674 iod->first_dma = dma_addr;
a7a7cbe3 675 goto done;
e025344c
SMM		 676 }
677
1d090624 678 nprps = DIV_ROUND_UP(length, page_size);
99802a7a
MW		 679 if (nprps <= (256 / 8)) {
680 pool = dev->prp_small_pool;
eca18b23 681 iod->npages = 0;
99802a7a
MW		 682 } else {
683 pool = dev->prp_page_pool;
eca18b23 684 iod->npages = 1;
99802a7a
MW		 685 }
686
69d2b571 687 prp_list = dma_pool_alloc(pool, GFP_ATOMIC, &prp_dma);
b77954cb 688 if (!prp_list) {
edd10d33 689 iod->first_dma = dma_addr;
eca18b23 690 iod->npages = -1;
86eea289 691 return BLK_STS_RESOURCE;
b77954cb 692 }
eca18b23
MW		 693 list[0] = prp_list;
694 iod->first_dma = prp_dma;
e025344c
SMM		 695 i = 0;
696 for (;;) {
1d090624 697 if (i == page_size >> 3) {
e025344c 698 __le64 *old_prp_list = prp_list;
69d2b571 699 prp_list = dma_pool_alloc(pool, GFP_ATOMIC, &prp_dma);
eca18b23 700 if (!prp_list)
86eea289 701 return BLK_STS_RESOURCE;
eca18b23 702 list[iod->npages++] = prp_list;
7523d834
MW		 703 prp_list[0] = old_prp_list[i - 1];
704 old_prp_list[i - 1] = cpu_to_le64(prp_dma);
705 i = 1;
e025344c
SMM		 706 }
707 prp_list[i++] = cpu_to_le64(dma_addr);
1d090624
KB		 708 dma_len -= page_size;
709 dma_addr += page_size;
710 length -= page_size;
e025344c
SMM		 711 if (length <= 0)
712 break;
713 if (dma_len > 0)
714 continue;
86eea289
KB		 715 if (unlikely(dma_len < 0))
716 goto bad_sgl;
e025344c
SMM		 717 sg = sg_next(sg);
718 dma_addr = sg_dma_address(sg);
719 dma_len = sg_dma_len(sg);
ff22b54f
MW		 720 }
721
a7a7cbe3
CK		 722done:
723 cmnd->dptr.prp1 = cpu_to_le64(sg_dma_address(iod->sg));
724 cmnd->dptr.prp2 = cpu_to_le64(iod->first_dma);
725
86eea289
KB		 726 return BLK_STS_OK;
727
728 bad_sgl:
d0877473
KB		 729 WARN(DO_ONCE(nvme_print_sgl, iod->sg, iod->nents),
730 "Invalid SGL for payload:%d nents:%d\n",
731 blk_rq_payload_bytes(req), iod->nents);
86eea289 732 return BLK_STS_IOERR;
ff22b54f
MW		 733}
734
a7a7cbe3
CK		 735static void nvme_pci_sgl_set_data(struct nvme_sgl_desc *sge,
736 struct scatterlist *sg)
737{
738 sge->addr = cpu_to_le64(sg_dma_address(sg));
739 sge->length = cpu_to_le32(sg_dma_len(sg));
740 sge->type = NVME_SGL_FMT_DATA_DESC << 4;
741}
742
743static void nvme_pci_sgl_set_seg(struct nvme_sgl_desc *sge,
744 dma_addr_t dma_addr, int entries)
745{
746 sge->addr = cpu_to_le64(dma_addr);
747 if (entries < SGES_PER_PAGE) {
748 sge->length = cpu_to_le32(entries * sizeof(*sge));
749 sge->type = NVME_SGL_FMT_LAST_SEG_DESC << 4;
750 } else {
751 sge->length = cpu_to_le32(PAGE_SIZE);
752 sge->type = NVME_SGL_FMT_SEG_DESC << 4;
753 }
754}
755
756static blk_status_t nvme_pci_setup_sgls(struct nvme_dev *dev,
b0f2853b 757 struct request *req, struct nvme_rw_command *cmd, int entries)
a7a7cbe3
CK		 758{
759 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
a7a7cbe3
CK		 760 struct dma_pool *pool;
761 struct nvme_sgl_desc *sg_list;
762 struct scatterlist *sg = iod->sg;
a7a7cbe3 763 dma_addr_t sgl_dma;
b0f2853b 764 int i = 0;
a7a7cbe3 765
a7a7cbe3
CK		 766 /* setting the transfer type as SGL */
767 cmd->flags = NVME_CMD_SGL_METABUF;
768
b0f2853b 769 if (entries == 1) {
a7a7cbe3
CK		 770 nvme_pci_sgl_set_data(&cmd->dptr.sgl, sg);
771 return BLK_STS_OK;
772 }
773
774 if (entries <= (256 / sizeof(struct nvme_sgl_desc))) {
775 pool = dev->prp_small_pool;
776 iod->npages = 0;
777 } else {
778 pool = dev->prp_page_pool;
779 iod->npages = 1;
780 }
781
782 sg_list = dma_pool_alloc(pool, GFP_ATOMIC, &sgl_dma);
783 if (!sg_list) {
784 iod->npages = -1;
785 return BLK_STS_RESOURCE;
786 }
787
788 nvme_pci_iod_list(req)[0] = sg_list;
789 iod->first_dma = sgl_dma;
790
791 nvme_pci_sgl_set_seg(&cmd->dptr.sgl, sgl_dma, entries);
792
793 do {
794 if (i == SGES_PER_PAGE) {
795 struct nvme_sgl_desc *old_sg_desc = sg_list;
796 struct nvme_sgl_desc *link = &old_sg_desc[i - 1];
797
798 sg_list = dma_pool_alloc(pool, GFP_ATOMIC, &sgl_dma);
799 if (!sg_list)
800 return BLK_STS_RESOURCE;
801
802 i = 0;
803 nvme_pci_iod_list(req)[iod->npages++] = sg_list;
804 sg_list[i++] = *link;
805 nvme_pci_sgl_set_seg(link, sgl_dma, entries);
806 }
807
808 nvme_pci_sgl_set_data(&sg_list[i++], sg);
a7a7cbe3 809 sg = sg_next(sg);
b0f2853b 810 } while (--entries > 0);
a7a7cbe3 811
a7a7cbe3
CK		 812 return BLK_STS_OK;
813}
814
fc17b653 815static blk_status_t nvme_map_data(struct nvme_dev *dev, struct request *req,
b131c61d 816 struct nvme_command *cmnd)
d29ec824 817{
f4800d6d 818 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
ba1ca37e
CH		 819 struct request_queue *q = req->q;
820 enum dma_data_direction dma_dir = rq_data_dir(req) ?
821 DMA_TO_DEVICE : DMA_FROM_DEVICE;
fc17b653 822 blk_status_t ret = BLK_STS_IOERR;
b0f2853b 823 int nr_mapped;
d29ec824 824
f9d03f96 825 sg_init_table(iod->sg, blk_rq_nr_phys_segments(req));
ba1ca37e
CH		 826 iod->nents = blk_rq_map_sg(q, req, iod->sg);
827 if (!iod->nents)
828 goto out;
d29ec824 829
fc17b653 830 ret = BLK_STS_RESOURCE;
e0596ab2
LG		 831
832 if (is_pci_p2pdma_page(sg_page(iod->sg)))
833 nr_mapped = pci_p2pdma_map_sg(dev->dev, iod->sg, iod->nents,
834 dma_dir);
835 else
836 nr_mapped = dma_map_sg_attrs(dev->dev, iod->sg, iod->nents,
837 dma_dir, DMA_ATTR_NO_WARN);
b0f2853b 838 if (!nr_mapped)
ba1ca37e 839 goto out;
d29ec824 840
955b1b5a 841 if (iod->use_sgl)
b0f2853b 842 ret = nvme_pci_setup_sgls(dev, req, &cmnd->rw, nr_mapped);
a7a7cbe3
CK		 843 else
844 ret = nvme_pci_setup_prps(dev, req, &cmnd->rw);
845
86eea289 846 if (ret != BLK_STS_OK)
ba1ca37e 847 goto out_unmap;
0e5e4f0e 848
fc17b653 849 ret = BLK_STS_IOERR;
ba1ca37e
CH		 850 if (blk_integrity_rq(req)) {
851 if (blk_rq_count_integrity_sg(q, req->bio) != 1)
852 goto out_unmap;
0e5e4f0e 853
bf684057
CH		 854 sg_init_table(&iod->meta_sg, 1);
855 if (blk_rq_map_integrity_sg(q, req->bio, &iod->meta_sg) != 1)
ba1ca37e 856 goto out_unmap;
0e5e4f0e 857
bf684057 858 if (!dma_map_sg(dev->dev, &iod->meta_sg, 1, dma_dir))
ba1ca37e 859 goto out_unmap;
00df5cb4 860
bf684057 861 cmnd->rw.metadata = cpu_to_le64(sg_dma_address(&iod->meta_sg));
3045c0d0
CK		 862 }
863
fc17b653 864 return BLK_STS_OK;
00df5cb4 865
ba1ca37e
CH		 866out_unmap:
867 dma_unmap_sg(dev->dev, iod->sg, iod->nents, dma_dir);
868out:
869 return ret;
00df5cb4
MW		 870}
871
f4800d6d 872static void nvme_unmap_data(struct nvme_dev *dev, struct request *req)
b60503ba 873{
f4800d6d 874 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
d4f6c3ab
CH		 875 enum dma_data_direction dma_dir = rq_data_dir(req) ?
876 DMA_TO_DEVICE : DMA_FROM_DEVICE;
877
878 if (iod->nents) {
e0596ab2
LG		 879 /* P2PDMA requests do not need to be unmapped */
880 if (!is_pci_p2pdma_page(sg_page(iod->sg)))
881 dma_unmap_sg(dev->dev, iod->sg, iod->nents, dma_dir);
882
f7f1fc36 883 if (blk_integrity_rq(req))
bf684057 884 dma_unmap_sg(dev->dev, &iod->meta_sg, 1, dma_dir);
e19b127f 885 }
e1e5e564 886
f9d03f96 887 nvme_cleanup_cmd(req);
f4800d6d 888 nvme_free_iod(dev, req);
d4f6c3ab 889}
b60503ba 890
d29ec824
CH		 891/*
892 * NOTE: ns is NULL when called on the admin queue.
893 */
fc17b653 894static blk_status_t nvme_queue_rq(struct blk_mq_hw_ctx *hctx,
a4aea562 895 const struct blk_mq_queue_data *bd)
edd10d33 896{
a4aea562
MB		 897 struct nvme_ns *ns = hctx->queue->queuedata;
898 struct nvme_queue *nvmeq = hctx->driver_data;
d29ec824 899 struct nvme_dev *dev = nvmeq->dev;
a4aea562 900 struct request *req = bd->rq;
ba1ca37e 901 struct nvme_command cmnd;
ebe6d874 902 blk_status_t ret;
e1e5e564 903
d1f06f4a
JA		 904 /*
905 * We should not need to do this, but we're still using this to
906 * ensure we can drain requests on a dying queue.
907 */
4b04cc6a 908 if (unlikely(nvmeq->cq_vector < 0 && !nvmeq->polled))
d1f06f4a
JA		 909 return BLK_STS_IOERR;
910
f9d03f96 911 ret = nvme_setup_cmd(ns, req, &cmnd);
fc17b653 912 if (ret)
f4800d6d 913 return ret;
a4aea562 914
b131c61d 915 ret = nvme_init_iod(req, dev);
fc17b653 916 if (ret)
f9d03f96 917 goto out_free_cmd;
a4aea562 918
fc17b653 919 if (blk_rq_nr_phys_segments(req)) {
b131c61d 920 ret = nvme_map_data(dev, req, &cmnd);
fc17b653
CH		 921 if (ret)
922 goto out_cleanup_iod;
923 }
a4aea562 924
aae239e1 925 blk_mq_start_request(req);
90ea5ca4 926 nvme_submit_cmd(nvmeq, &cmnd);
fc17b653 927 return BLK_STS_OK;
f9d03f96 928out_cleanup_iod:
f4800d6d 929 nvme_free_iod(dev, req);
f9d03f96
CH		 930out_free_cmd:
931 nvme_cleanup_cmd(req);
ba1ca37e 932 return ret;
b60503ba 933}
e1e5e564 934
3b6592f7
JA		 935static int nvme_rq_flags_to_type(struct request_queue *q, unsigned int flags)
936{
4b04cc6a
JA		 937 if ((flags & REQ_HIPRI) && test_bit(QUEUE_FLAG_POLL, &q->queue_flags))
938 return NVMEQ_TYPE_POLL;
3b6592f7
JA		 939 if ((flags & REQ_OP_MASK) == REQ_OP_READ)
940 return NVMEQ_TYPE_READ;
941
942 return NVMEQ_TYPE_WRITE;
943}
944
77f02a7a 945static void nvme_pci_complete_rq(struct request *req)
eee417b0 946{
f4800d6d 947 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
a4aea562 948
77f02a7a
CH		 949 nvme_unmap_data(iod->nvmeq->dev, req);
950 nvme_complete_rq(req);
b60503ba
MW		 951}
952
d783e0bd 953/* We read the CQE phase first to check if the rest of the entry is valid */
750dde44 954static inline bool nvme_cqe_pending(struct nvme_queue *nvmeq)
d783e0bd 955{
750dde44
CH		 956 return (le16_to_cpu(nvmeq->cqes[nvmeq->cq_head].status) & 1) ==
957 nvmeq->cq_phase;
d783e0bd
MR		 958}
959
eb281c82 960static inline void nvme_ring_cq_doorbell(struct nvme_queue *nvmeq)
b60503ba 961{
eb281c82 962 u16 head = nvmeq->cq_head;
adf68f21 963
397c699f
KB		 964 if (nvme_dbbuf_update_and_check_event(head, nvmeq->dbbuf_cq_db,
965 nvmeq->dbbuf_cq_ei))
966 writel(head, nvmeq->q_db + nvmeq->dev->db_stride);
eb281c82 967}
aae239e1 968
5cb525c8 969static inline void nvme_handle_cqe(struct nvme_queue *nvmeq, u16 idx)
83a12fb7 970{
5cb525c8 971 volatile struct nvme_completion *cqe = &nvmeq->cqes[idx];
83a12fb7 972 struct request *req;
adf68f21 973
83a12fb7
SG		 974 if (unlikely(cqe->command_id >= nvmeq->q_depth)) {
975 dev_warn(nvmeq->dev->ctrl.device,
976 "invalid id %d completed on queue %d\n",
977 cqe->command_id, le16_to_cpu(cqe->sq_id));
978 return;
b60503ba
MW		 979 }
980
83a12fb7
SG		 981 /*
982 * AEN requests are special as they don't time out and can
983 * survive any kind of queue freeze and often don't respond to
984 * aborts. We don't even bother to allocate a struct request
985 * for them but rather special case them here.
986 */
987 if (unlikely(nvmeq->qid == 0 &&
38dabe21 988 cqe->command_id >= NVME_AQ_BLK_MQ_DEPTH)) {
83a12fb7
SG		 989 nvme_complete_async_event(&nvmeq->dev->ctrl,
990 cqe->status, &cqe->result);
a0fa9647 991 return;
83a12fb7 992 }
b60503ba 993
83a12fb7
SG		 994 req = blk_mq_tag_to_rq(*nvmeq->tags, cqe->command_id);
995 nvme_end_request(req, cqe->status, cqe->result);
996}
b60503ba 997
5cb525c8 998static void nvme_complete_cqes(struct nvme_queue *nvmeq, u16 start, u16 end)
b60503ba 999{
5cb525c8
JA		 1000 while (start != end) {
1001 nvme_handle_cqe(nvmeq, start);
1002 if (++start == nvmeq->q_depth)
1003 start = 0;
1004 }
1005}
adf68f21 1006
5cb525c8
JA		 1007static inline void nvme_update_cq_head(struct nvme_queue *nvmeq)
1008{
1009 if (++nvmeq->cq_head == nvmeq->q_depth) {
1010 nvmeq->cq_head = 0;
1011 nvmeq->cq_phase = !nvmeq->cq_phase;
b60503ba 1012 }
a0fa9647
JA		 1013}
1014
1052b8ac
JA		 1015static inline int nvme_process_cq(struct nvme_queue *nvmeq, u16 *start,
1016 u16 *end, unsigned int tag)
a0fa9647 1017{
1052b8ac 1018 int found = 0;
b60503ba 1019
5cb525c8 1020 *start = nvmeq->cq_head;
1052b8ac
JA		 1021 while (nvme_cqe_pending(nvmeq)) {
1022 if (tag == -1U || nvmeq->cqes[nvmeq->cq_head].command_id == tag)
1023 found++;
5cb525c8 1024 nvme_update_cq_head(nvmeq);
920d13a8 1025 }
5cb525c8 1026 *end = nvmeq->cq_head;
eb281c82 1027
5cb525c8 1028 if (*start != *end)
920d13a8 1029 nvme_ring_cq_doorbell(nvmeq);
5cb525c8 1030 return found;
b60503ba
MW		 1031}
1032
1033static irqreturn_t nvme_irq(int irq, void *data)
58ffacb5 1034{
58ffacb5 1035 struct nvme_queue *nvmeq = data;
68fa9dbe 1036 irqreturn_t ret = IRQ_NONE;
5cb525c8
JA		 1037 u16 start, end;
1038
1ab0cd69 1039 spin_lock(&nvmeq->cq_lock);
68fa9dbe
JA		 1040 if (nvmeq->cq_head != nvmeq->last_cq_head)
1041 ret = IRQ_HANDLED;
5cb525c8 1042 nvme_process_cq(nvmeq, &start, &end, -1);
68fa9dbe 1043 nvmeq->last_cq_head = nvmeq->cq_head;
1ab0cd69 1044 spin_unlock(&nvmeq->cq_lock);
5cb525c8 1045
68fa9dbe
JA		 1046 if (start != end) {
1047 nvme_complete_cqes(nvmeq, start, end);
1048 return IRQ_HANDLED;
1049 }
1050
1051 return ret;
58ffacb5
MW		 1052}
1053
1054static irqreturn_t nvme_irq_check(int irq, void *data)
1055{
1056 struct nvme_queue *nvmeq = data;
750dde44 1057 if (nvme_cqe_pending(nvmeq))
d783e0bd
MR		 1058 return IRQ_WAKE_THREAD;
1059 return IRQ_NONE;
58ffacb5
MW		 1060}
1061
7776db1c 1062static int __nvme_poll(struct nvme_queue *nvmeq, unsigned int tag)
a0fa9647 1063{
5cb525c8 1064 u16 start, end;
1052b8ac 1065 int found;
a0fa9647 1066
750dde44 1067 if (!nvme_cqe_pending(nvmeq))
442e19b7 1068 return 0;
a0fa9647 1069
1ab0cd69 1070 spin_lock_irq(&nvmeq->cq_lock);
5cb525c8 1071 found = nvme_process_cq(nvmeq, &start, &end, tag);
1ab0cd69 1072 spin_unlock_irq(&nvmeq->cq_lock);
442e19b7 1073
5cb525c8 1074 nvme_complete_cqes(nvmeq, start, end);
442e19b7 1075 return found;
a0fa9647
JA		 1076}
1077
9743139c 1078static int nvme_poll(struct blk_mq_hw_ctx *hctx)
7776db1c
KB		 1079{
1080 struct nvme_queue *nvmeq = hctx->driver_data;
1081
9743139c 1082 return __nvme_poll(nvmeq, -1);
7776db1c
KB		 1083}
1084
9743139c 1085static int nvme_poll_noirq(struct blk_mq_hw_ctx *hctx)
dabcefab
JA		 1086{
1087 struct nvme_queue *nvmeq = hctx->driver_data;
1088 u16 start, end;
1089 bool found;
1090
1091 if (!nvme_cqe_pending(nvmeq))
1092 return 0;
1093
1094 spin_lock(&nvmeq->cq_lock);
9743139c 1095 found = nvme_process_cq(nvmeq, &start, &end, -1);
dabcefab
JA		 1096 spin_unlock(&nvmeq->cq_lock);
1097
1098 nvme_complete_cqes(nvmeq, start, end);
1099 return found;
1100}
1101
ad22c355 1102static void nvme_pci_submit_async_event(struct nvme_ctrl *ctrl)
b60503ba 1103{
f866fc42 1104 struct nvme_dev *dev = to_nvme_dev(ctrl);
147b27e4 1105 struct nvme_queue *nvmeq = &dev->queues[0];
a4aea562 1106 struct nvme_command c;
b60503ba 1107
a4aea562
MB		 1108 memset(&c, 0, sizeof(c));
1109 c.common.opcode = nvme_admin_async_event;
ad22c355 1110 c.common.command_id = NVME_AQ_BLK_MQ_DEPTH;
90ea5ca4 1111 nvme_submit_cmd(nvmeq, &c);
f705f837
CH		 1112}
1113
b60503ba 1114static int adapter_delete_queue(struct nvme_dev *dev, u8 opcode, u16 id)
f705f837 1115{
b60503ba
MW		 1116 struct nvme_command c;
1117
1118 memset(&c, 0, sizeof(c));
1119 c.delete_queue.opcode = opcode;
1120 c.delete_queue.qid = cpu_to_le16(id);
1121
1c63dc66 1122 return nvme_submit_sync_cmd(dev->ctrl.admin_q, &c, NULL, 0);
b60503ba
MW		 1123}
1124
b60503ba 1125static int adapter_alloc_cq(struct nvme_dev *dev, u16 qid,
a8e3e0bb 1126 struct nvme_queue *nvmeq, s16 vector)
b60503ba 1127{
b60503ba 1128 struct nvme_command c;
4b04cc6a
JA		 1129 int flags = NVME_QUEUE_PHYS_CONTIG;
1130
1131 if (vector != -1)
1132 flags |= NVME_CQ_IRQ_ENABLED;
b60503ba 1133
d29ec824 1134 /*
16772ae6 1135 * Note: we (ab)use the fact that the prp fields survive if no data
d29ec824
CH		 1136 * is attached to the request.
1137 */
b60503ba
MW		 1138 memset(&c, 0, sizeof(c));
1139 c.create_cq.opcode = nvme_admin_create_cq;
1140 c.create_cq.prp1 = cpu_to_le64(nvmeq->cq_dma_addr);
1141 c.create_cq.cqid = cpu_to_le16(qid);
1142 c.create_cq.qsize = cpu_to_le16(nvmeq->q_depth - 1);
1143 c.create_cq.cq_flags = cpu_to_le16(flags);
4b04cc6a
JA		 1144 if (vector != -1)
1145 c.create_cq.irq_vector = cpu_to_le16(vector);
1146 else
1147 c.create_cq.irq_vector = 0;
b60503ba 1148
1c63dc66 1149 return nvme_submit_sync_cmd(dev->ctrl.admin_q, &c, NULL, 0);
b60503ba
MW		 1150}
1151
1152static int adapter_alloc_sq(struct nvme_dev *dev, u16 qid,
1153 struct nvme_queue *nvmeq)
1154{
9abd68ef 1155 struct nvme_ctrl *ctrl = &dev->ctrl;
b60503ba 1156 struct nvme_command c;
81c1cd98 1157 int flags = NVME_QUEUE_PHYS_CONTIG;
b60503ba 1158
9abd68ef
JA		 1159 /*
1160 * Some drives have a bug that auto-enables WRRU if MEDIUM isn't
1161 * set. Since URGENT priority is zeroes, it makes all queues
1162 * URGENT.
1163 */
1164 if (ctrl->quirks & NVME_QUIRK_MEDIUM_PRIO_SQ)
1165 flags |= NVME_SQ_PRIO_MEDIUM;
1166
d29ec824 1167 /*
16772ae6 1168 * Note: we (ab)use the fact that the prp fields survive if no data
d29ec824
CH		 1169 * is attached to the request.
1170 */
b60503ba
MW		 1171 memset(&c, 0, sizeof(c));
1172 c.create_sq.opcode = nvme_admin_create_sq;
1173 c.create_sq.prp1 = cpu_to_le64(nvmeq->sq_dma_addr);
1174 c.create_sq.sqid = cpu_to_le16(qid);
1175 c.create_sq.qsize = cpu_to_le16(nvmeq->q_depth - 1);
1176 c.create_sq.sq_flags = cpu_to_le16(flags);
1177 c.create_sq.cqid = cpu_to_le16(qid);
1178
1c63dc66 1179 return nvme_submit_sync_cmd(dev->ctrl.admin_q, &c, NULL, 0);
b60503ba
MW		 1180}
1181
1182static int adapter_delete_cq(struct nvme_dev *dev, u16 cqid)
1183{
1184 return adapter_delete_queue(dev, nvme_admin_delete_cq, cqid);
1185}
1186
1187static int adapter_delete_sq(struct nvme_dev *dev, u16 sqid)
1188{
1189 return adapter_delete_queue(dev, nvme_admin_delete_sq, sqid);
1190}
1191
2a842aca 1192static void abort_endio(struct request *req, blk_status_t error)
bc5fc7e4 1193{
f4800d6d
CH		 1194 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
1195 struct nvme_queue *nvmeq = iod->nvmeq;
e44ac588 1196
27fa9bc5
CH		 1197 dev_warn(nvmeq->dev->ctrl.device,
1198 "Abort status: 0x%x", nvme_req(req)->status);
e7a2a87d 1199 atomic_inc(&nvmeq->dev->ctrl.abort_limit);
e7a2a87d 1200 blk_mq_free_request(req);
bc5fc7e4
MW		 1201}
1202
b2a0eb1a
KB		 1203static bool nvme_should_reset(struct nvme_dev *dev, u32 csts)
1204{
1205
1206 /* If true, indicates loss of adapter communication, possibly by a
1207 * NVMe Subsystem reset.
1208 */
1209 bool nssro = dev->subsystem && (csts & NVME_CSTS_NSSRO);
1210
ad70062c
JW		 1211 /* If there is a reset/reinit ongoing, we shouldn't reset again. */
1212 switch (dev->ctrl.state) {
1213 case NVME_CTRL_RESETTING:
ad6a0a52 1214 case NVME_CTRL_CONNECTING:
b2a0eb1a 1215 return false;
ad70062c
JW		 1216 default:
1217 break;
1218 }
b2a0eb1a
KB		 1219
1220 /* We shouldn't reset unless the controller is on fatal error state
1221 * _or_ if we lost the communication with it.
1222 */
1223 if (!(csts & NVME_CSTS_CFS) && !nssro)
1224 return false;
1225
b2a0eb1a
KB		 1226 return true;
1227}
1228
1229static void nvme_warn_reset(struct nvme_dev *dev, u32 csts)
1230{
1231 /* Read a config register to help see what died. */
1232 u16 pci_status;
1233 int result;
1234
1235 result = pci_read_config_word(to_pci_dev(dev->dev), PCI_STATUS,
1236 &pci_status);
1237 if (result == PCIBIOS_SUCCESSFUL)
1238 dev_warn(dev->ctrl.device,
1239 "controller is down; will reset: CSTS=0x%x, PCI_STATUS=0x%hx\n",
1240 csts, pci_status);
1241 else
1242 dev_warn(dev->ctrl.device,
1243 "controller is down; will reset: CSTS=0x%x, PCI_STATUS read failed (%d)\n",
1244 csts, result);
1245}
1246
31c7c7d2 1247static enum blk_eh_timer_return nvme_timeout(struct request *req, bool reserved)
c30341dc 1248{
f4800d6d
CH		 1249 struct nvme_iod *iod = blk_mq_rq_to_pdu(req);
1250 struct nvme_queue *nvmeq = iod->nvmeq;
c30341dc 1251 struct nvme_dev *dev = nvmeq->dev;
a4aea562 1252 struct request *abort_req;
a4aea562 1253 struct nvme_command cmd;
b2a0eb1a
KB		 1254 u32 csts = readl(dev->bar + NVME_REG_CSTS);
1255
651438bb
WX		 1256 /* If PCI error recovery process is happening, we cannot reset or
1257 * the recovery mechanism will surely fail.
1258 */
1259 mb();
1260 if (pci_channel_offline(to_pci_dev(dev->dev)))
1261 return BLK_EH_RESET_TIMER;
1262
b2a0eb1a
KB		 1263 /*
1264 * Reset immediately if the controller is failed
1265 */
1266 if (nvme_should_reset(dev, csts)) {
1267 nvme_warn_reset(dev, csts);
1268 nvme_dev_disable(dev, false);
d86c4d8e 1269 nvme_reset_ctrl(&dev->ctrl);
db8c48e4 1270 return BLK_EH_DONE;
b2a0eb1a 1271 }
c30341dc 1272
7776db1c
KB		 1273 /*
1274 * Did we miss an interrupt?
1275 */
1276 if (__nvme_poll(nvmeq, req->tag)) {
1277 dev_warn(dev->ctrl.device,
1278 "I/O %d QID %d timeout, completion polled\n",
1279 req->tag, nvmeq->qid);
db8c48e4 1280 return BLK_EH_DONE;
7776db1c
KB		 1281 }
1282
31c7c7d2 1283 /*
fd634f41
CH		 1284 * Shutdown immediately if controller times out while starting. The
1285 * reset work will see the pci device disabled when it gets the forced
1286 * cancellation error. All outstanding requests are completed on
db8c48e4 1287 * shutdown, so we return BLK_EH_DONE.
fd634f41 1288 */
4244140d
KB		 1289 switch (dev->ctrl.state) {
1290 case NVME_CTRL_CONNECTING:
1291 case NVME_CTRL_RESETTING:
b9cac43c 1292 dev_warn_ratelimited(dev->ctrl.device,
fd634f41
CH		 1293 "I/O %d QID %d timeout, disable controller\n",
1294 req->tag, nvmeq->qid);
a5cdb68c 1295 nvme_dev_disable(dev, false);
27fa9bc5 1296 nvme_req(req)->flags |= NVME_REQ_CANCELLED;
db8c48e4 1297 return BLK_EH_DONE;
4244140d
KB		 1298 default:
1299 break;
c30341dc
KB		 1300 }
1301
fd634f41
CH		 1302 /*
1303 * Shutdown the controller immediately and schedule a reset if the
1304 * command was already aborted once before and still hasn't been
1305 * returned to the driver, or if this is the admin queue.
31c7c7d2 1306 */
f4800d6d 1307 if (!nvmeq->qid || iod->aborted) {
1b3c47c1 1308 dev_warn(dev->ctrl.device,
e1569a16
KB		 1309 "I/O %d QID %d timeout, reset controller\n",
1310 req->tag, nvmeq->qid);
a5cdb68c 1311 nvme_dev_disable(dev, false);
d86c4d8e 1312 nvme_reset_ctrl(&dev->ctrl);
c30341dc 1313
27fa9bc5 1314 nvme_req(req)->flags |= NVME_REQ_CANCELLED;
db8c48e4 1315 return BLK_EH_DONE;
c30341dc 1316 }
c30341dc 1317
e7a2a87d 1318 if (atomic_dec_return(&dev->ctrl.abort_limit) < 0) {
6bf25d16 1319 atomic_inc(&dev->ctrl.abort_limit);
31c7c7d2 1320 return BLK_EH_RESET_TIMER;
6bf25d16 1321 }
7bf7d778 1322 iod->aborted = 1;
a4aea562 1323
c30341dc
KB		 1324 memset(&cmd, 0, sizeof(cmd));
1325 cmd.abort.opcode = nvme_admin_abort_cmd;
a4aea562 1326 cmd.abort.cid = req->tag;
c30341dc 1327 cmd.abort.sqid = cpu_to_le16(nvmeq->qid);
c30341dc 1328
1b3c47c1
SG		 1329 dev_warn(nvmeq->dev->ctrl.device,
1330 "I/O %d QID %d timeout, aborting\n",
1331 req->tag, nvmeq->qid);
e7a2a87d
CH		 1332
1333 abort_req = nvme_alloc_request(dev->ctrl.admin_q, &cmd,
eb71f435 1334 BLK_MQ_REQ_NOWAIT, NVME_QID_ANY);
e7a2a87d
CH		 1335 if (IS_ERR(abort_req)) {
1336 atomic_inc(&dev->ctrl.abort_limit);
1337 return BLK_EH_RESET_TIMER;
1338 }
1339
1340 abort_req->timeout = ADMIN_TIMEOUT;
1341 abort_req->end_io_data = NULL;
1342 blk_execute_rq_nowait(abort_req->q, NULL, abort_req, 0, abort_endio);
c30341dc 1343
31c7c7d2
CH		 1344 /*
1345 * The aborted req will be completed on receiving the abort req.
1346 * We enable the timer again. If hit twice, it'll cause a device reset,
1347 * as the device then is in a faulty state.
1348 */
1349 return BLK_EH_RESET_TIMER;
c30341dc
KB		 1350}
1351
a4aea562
MB		 1352static void nvme_free_queue(struct nvme_queue *nvmeq)
1353{
9e866774
MW		 1354 dma_free_coherent(nvmeq->q_dmadev, CQ_SIZE(nvmeq->q_depth),
1355 (void *)nvmeq->cqes, nvmeq->cq_dma_addr);
0f238ff5
LG		 1356
1357 if (nvmeq->sq_cmds) {
1358 if (nvmeq->sq_cmds_is_io)
1359 pci_free_p2pmem(to_pci_dev(nvmeq->q_dmadev),
1360 nvmeq->sq_cmds,
1361 SQ_SIZE(nvmeq->q_depth));
1362 else
1363 dma_free_coherent(nvmeq->q_dmadev,
1364 SQ_SIZE(nvmeq->q_depth),
1365 nvmeq->sq_cmds,
1366 nvmeq->sq_dma_addr);
1367 }
9e866774
MW		 1368}
1369
a1a5ef99 1370static void nvme_free_queues(struct nvme_dev *dev, int lowest)
22404274
KB		 1371{
1372 int i;
1373
d858e5f0 1374 for (i = dev->ctrl.queue_count - 1; i >= lowest; i--) {
d858e5f0 1375 dev->ctrl.queue_count--;
147b27e4 1376 nvme_free_queue(&dev->queues[i]);
121c7ad4 1377 }
22404274
KB		 1378}
1379
4d115420
KB		 1380/**
1381 * nvme_suspend_queue - put queue into suspended state
40581d1a 1382 * @nvmeq: queue to suspend
4d115420
KB		 1383 */
1384static int nvme_suspend_queue(struct nvme_queue *nvmeq)
b60503ba 1385{
2b25d981 1386 int vector;
b60503ba 1387
1ab0cd69 1388 spin_lock_irq(&nvmeq->cq_lock);
4b04cc6a 1389 if (nvmeq->cq_vector == -1 && !nvmeq->polled) {
1ab0cd69 1390 spin_unlock_irq(&nvmeq->cq_lock);
2b25d981
KB		 1391 return 1;
1392 }
0ff199cb 1393 vector = nvmeq->cq_vector;
42f61420 1394 nvmeq->dev->online_queues--;
2b25d981 1395 nvmeq->cq_vector = -1;
4b04cc6a 1396 nvmeq->polled = false;
1ab0cd69 1397 spin_unlock_irq(&nvmeq->cq_lock);
a09115b2 1398
d1f06f4a
JA		 1399 /*
1400 * Ensure that nvme_queue_rq() sees it ->cq_vector == -1 without
1401 * having to grab the lock.
1402 */
1403 mb();
a09115b2 1404
1c63dc66 1405 if (!nvmeq->qid && nvmeq->dev->ctrl.admin_q)
c81545f9 1406 blk_mq_quiesce_queue(nvmeq->dev->ctrl.admin_q);
6df3dbc8 1407
4b04cc6a
JA		 1408 if (vector != -1)
1409 pci_free_irq(to_pci_dev(nvmeq->dev->dev), vector, nvmeq);
b60503ba 1410
4d115420
KB		 1411 return 0;
1412}
b60503ba 1413
a5cdb68c 1414static void nvme_disable_admin_queue(struct nvme_dev *dev, bool shutdown)
4d115420 1415{
147b27e4 1416 struct nvme_queue *nvmeq = &dev->queues[0];
5cb525c8 1417 u16 start, end;
4d115420 1418
a5cdb68c
KB		 1419 if (shutdown)
1420 nvme_shutdown_ctrl(&dev->ctrl);
1421 else
20d0dfe6 1422 nvme_disable_ctrl(&dev->ctrl, dev->ctrl.cap);
07836e65 1423
1ab0cd69 1424 spin_lock_irq(&nvmeq->cq_lock);
5cb525c8 1425 nvme_process_cq(nvmeq, &start, &end, -1);
1ab0cd69 1426 spin_unlock_irq(&nvmeq->cq_lock);
5cb525c8
JA		 1427
1428 nvme_complete_cqes(nvmeq, start, end);
b60503ba
MW		 1429}
1430
8ffaadf7
JD		 1431static int nvme_cmb_qdepth(struct nvme_dev *dev, int nr_io_queues,
1432 int entry_size)
1433{
1434 int q_depth = dev->q_depth;
5fd4ce1b
CH		 1435 unsigned q_size_aligned = roundup(q_depth * entry_size,
1436 dev->ctrl.page_size);
8ffaadf7
JD		 1437
1438 if (q_size_aligned * nr_io_queues > dev->cmb_size) {
c45f5c99 1439 u64 mem_per_q = div_u64(dev->cmb_size, nr_io_queues);
5fd4ce1b 1440 mem_per_q = round_down(mem_per_q, dev->ctrl.page_size);
c45f5c99 1441 q_depth = div_u64(mem_per_q, entry_size);
8ffaadf7
JD		 1442
1443 /*
1444 * Ensure the reduced q_depth is above some threshold where it
1445 * would be better to map queues in system memory with the
1446 * original depth
1447 */
1448 if (q_depth < 64)
1449 return -ENOMEM;
1450 }
1451
1452 return q_depth;
1453}
1454
1455static int nvme_alloc_sq_cmds(struct nvme_dev *dev, struct nvme_queue *nvmeq,
1456 int qid, int depth)
1457{
0f238ff5
LG		 1458 struct pci_dev *pdev = to_pci_dev(dev->dev);
1459
1460 if (qid && dev->cmb_use_sqes && (dev->cmbsz & NVME_CMBSZ_SQS)) {
1461 nvmeq->sq_cmds = pci_alloc_p2pmem(pdev, SQ_SIZE(depth));
1462 nvmeq->sq_dma_addr = pci_p2pmem_virt_to_bus(pdev,
1463 nvmeq->sq_cmds);
1464 nvmeq->sq_cmds_is_io = true;
1465 }
1466
1467 if (!nvmeq->sq_cmds) {
1468 nvmeq->sq_cmds = dma_alloc_coherent(dev->dev, SQ_SIZE(depth),
1469 &nvmeq->sq_dma_addr, GFP_KERNEL);
1470 nvmeq->sq_cmds_is_io = false;
1471 }
8ffaadf7 1472
815c6704
KB		 1473 if (!nvmeq->sq_cmds)
1474 return -ENOMEM;
8ffaadf7
JD		 1475 return 0;
1476}
1477
a6ff7262 1478static int nvme_alloc_queue(struct nvme_dev *dev, int qid, int depth)
b60503ba 1479{
147b27e4 1480 struct nvme_queue *nvmeq = &dev->queues[qid];
b60503ba 1481
62314e40
KB		 1482 if (dev->ctrl.queue_count > qid)
1483 return 0;
b60503ba 1484
e75ec752 1485 nvmeq->cqes = dma_zalloc_coherent(dev->dev, CQ_SIZE(depth),
4d51abf9 1486 &nvmeq->cq_dma_addr, GFP_KERNEL);
b60503ba
MW		 1487 if (!nvmeq->cqes)
1488 goto free_nvmeq;
b60503ba 1489
8ffaadf7 1490 if (nvme_alloc_sq_cmds(dev, nvmeq, qid, depth))
b60503ba
MW		 1491 goto free_cqdma;
1492
e75ec752 1493 nvmeq->q_dmadev = dev->dev;
091b6092 1494 nvmeq->dev = dev;
1ab0cd69
JA		 1495 spin_lock_init(&nvmeq->sq_lock);
1496 spin_lock_init(&nvmeq->cq_lock);
b60503ba 1497 nvmeq->cq_head = 0;
82123460 1498 nvmeq->cq_phase = 1;
b80d5ccc 1499 nvmeq->q_db = &dev->dbs[qid * 2 * dev->db_stride];
b60503ba 1500 nvmeq->q_depth = depth;
c30341dc 1501 nvmeq->qid = qid;
758dd7fd 1502 nvmeq->cq_vector = -1;
d858e5f0 1503 dev->ctrl.queue_count++;
36a7e993 1504
147b27e4 1505 return 0;
b60503ba
MW		 1506
1507 free_cqdma:
e75ec752 1508 dma_free_coherent(dev->dev, CQ_SIZE(depth), (void *)nvmeq->cqes,
b60503ba
MW		 1509 nvmeq->cq_dma_addr);
1510 free_nvmeq:
147b27e4 1511 return -ENOMEM;
b60503ba
MW		 1512}
1513
dca51e78 1514static int queue_request_irq(struct nvme_queue *nvmeq)
3001082c 1515{
0ff199cb
CH		 1516 struct pci_dev *pdev = to_pci_dev(nvmeq->dev->dev);
1517 int nr = nvmeq->dev->ctrl.instance;
1518
1519 if (use_threaded_interrupts) {
1520 return pci_request_irq(pdev, nvmeq->cq_vector, nvme_irq_check,
1521 nvme_irq, nvmeq, "nvme%dq%d", nr, nvmeq->qid);
1522 } else {
1523 return pci_request_irq(pdev, nvmeq->cq_vector, nvme_irq,
1524 NULL, nvmeq, "nvme%dq%d", nr, nvmeq->qid);
1525 }
3001082c
MW		 1526}
1527
22404274 1528static void nvme_init_queue(struct nvme_queue *nvmeq, u16 qid)
b60503ba 1529{
22404274 1530 struct nvme_dev *dev = nvmeq->dev;
b60503ba 1531
1ab0cd69 1532 spin_lock_irq(&nvmeq->cq_lock);
22404274
KB		 1533 nvmeq->sq_tail = 0;
1534 nvmeq->cq_head = 0;
1535 nvmeq->cq_phase = 1;
b80d5ccc 1536 nvmeq->q_db = &dev->dbs[qid * 2 * dev->db_stride];
22404274 1537 memset((void *)nvmeq->cqes, 0, CQ_SIZE(nvmeq->q_depth));
f9f38e33 1538 nvme_dbbuf_init(dev, nvmeq, qid);
42f61420 1539 dev->online_queues++;
1ab0cd69 1540 spin_unlock_irq(&nvmeq->cq_lock);
22404274
KB		 1541}
1542
4b04cc6a 1543static int nvme_create_queue(struct nvme_queue *nvmeq, int qid, bool polled)
22404274
KB		 1544{
1545 struct nvme_dev *dev = nvmeq->dev;
1546 int result;
a8e3e0bb 1547 s16 vector;
3f85d50b 1548
22b55601
KB		 1549 /*
1550 * A queue's vector matches the queue identifier unless the controller
1551 * has only one vector available.
1552 */
4b04cc6a
JA		 1553 if (!polled)
1554 vector = dev->num_vecs == 1 ? 0 : qid;
1555 else
1556 vector = -1;
1557
a8e3e0bb 1558 result = adapter_alloc_cq(dev, qid, nvmeq, vector);
ded45505
KB		 1559 if (result)
1560 return result;
b60503ba
MW		 1561
1562 result = adapter_alloc_sq(dev, qid, nvmeq);
1563 if (result < 0)
ded45505
KB		 1564 return result;
1565 else if (result)
b60503ba
MW		 1566 goto release_cq;
1567
a8e3e0bb
JW		 1568 /*
1569 * Set cq_vector after alloc cq/sq, otherwise nvme_suspend_queue will
1570 * invoke free_irq for it and cause a 'Trying to free already-free IRQ
1571 * xxx' warning if the create CQ/SQ command times out.
1572 */
1573 nvmeq->cq_vector = vector;
4b04cc6a 1574 nvmeq->polled = polled;
161b8be2 1575 nvme_init_queue(nvmeq, qid);
4b04cc6a
JA		 1576
1577 if (vector != -1) {
1578 result = queue_request_irq(nvmeq);
1579 if (result < 0)
1580 goto release_sq;
1581 }
b60503ba 1582
22404274 1583 return result;
b60503ba 1584
a8e3e0bb
JW		 1585release_sq:
1586 nvmeq->cq_vector = -1;
4b04cc6a 1587 nvmeq->polled = false;
f25a2dfc 1588 dev->online_queues--;
b60503ba 1589 adapter_delete_sq(dev, qid);
a8e3e0bb 1590release_cq:
b60503ba 1591 adapter_delete_cq(dev, qid);
22404274 1592 return result;
b60503ba
MW		 1593}
1594
f363b089 1595static const struct blk_mq_ops nvme_mq_admin_ops = {
d29ec824 1596 .queue_rq = nvme_queue_rq,
77f02a7a 1597 .complete = nvme_pci_complete_rq,
a4aea562 1598 .init_hctx = nvme_admin_init_hctx,
4af0e21c 1599 .exit_hctx = nvme_admin_exit_hctx,
0350815a 1600 .init_request = nvme_init_request,
a4aea562
MB		 1601 .timeout = nvme_timeout,
1602};
1603
dabcefab
JA		 1604#define NVME_SHARED_MQ_OPS \
1605 .queue_rq = nvme_queue_rq, \
1606 .rq_flags_to_type = nvme_rq_flags_to_type, \
1607 .complete = nvme_pci_complete_rq, \
1608 .init_hctx = nvme_init_hctx, \
1609 .init_request = nvme_init_request, \
1610 .map_queues = nvme_pci_map_queues, \
1611 .timeout = nvme_timeout \
1612
f363b089 1613static const struct blk_mq_ops nvme_mq_ops = {
dabcefab 1614 NVME_SHARED_MQ_OPS,
3b6592f7 1615 .poll = nvme_poll,
a4aea562
MB		 1616};
1617
dabcefab
JA		 1618static const struct blk_mq_ops nvme_mq_poll_noirq_ops = {
1619 NVME_SHARED_MQ_OPS,
1620 .poll = nvme_poll_noirq,
1621};
1622
ea191d2f
KB		 1623static void nvme_dev_remove_admin(struct nvme_dev *dev)
1624{
1c63dc66 1625 if (dev->ctrl.admin_q && !blk_queue_dying(dev->ctrl.admin_q)) {
69d9a99c
KB		 1626 /*
1627 * If the controller was reset during removal, it's possible
1628 * user requests may be waiting on a stopped queue. Start the
1629 * queue to flush these to completion.
1630 */
c81545f9 1631 blk_mq_unquiesce_queue(dev->ctrl.admin_q);
1c63dc66 1632 blk_cleanup_queue(dev->ctrl.admin_q);
ea191d2f
KB		 1633 blk_mq_free_tag_set(&dev->admin_tagset);
1634 }
1635}
1636
a4aea562
MB		 1637static int nvme_alloc_admin_tags(struct nvme_dev *dev)
1638{
1c63dc66 1639 if (!dev->ctrl.admin_q) {
a4aea562
MB		 1640 dev->admin_tagset.ops = &nvme_mq_admin_ops;
1641 dev->admin_tagset.nr_hw_queues = 1;
e3e9d50c 1642
38dabe21 1643 dev->admin_tagset.queue_depth = NVME_AQ_MQ_TAG_DEPTH;
a4aea562 1644 dev->admin_tagset.timeout = ADMIN_TIMEOUT;
e75ec752 1645 dev->admin_tagset.numa_node = dev_to_node(dev->dev);
a7a7cbe3 1646 dev->admin_tagset.cmd_size = nvme_pci_cmd_size(dev, false);
d3484991 1647 dev->admin_tagset.flags = BLK_MQ_F_NO_SCHED;
a4aea562
MB		 1648 dev->admin_tagset.driver_data = dev;
1649
1650 if (blk_mq_alloc_tag_set(&dev->admin_tagset))
1651 return -ENOMEM;
34b6c231 1652 dev->ctrl.admin_tagset = &dev->admin_tagset;
a4aea562 1653
1c63dc66
CH		 1654 dev->ctrl.admin_q = blk_mq_init_queue(&dev->admin_tagset);
1655 if (IS_ERR(dev->ctrl.admin_q)) {
a4aea562
MB		 1656 blk_mq_free_tag_set(&dev->admin_tagset);
1657 return -ENOMEM;
1658 }
1c63dc66 1659 if (!blk_get_queue(dev->ctrl.admin_q)) {
ea191d2f 1660 nvme_dev_remove_admin(dev);
1c63dc66 1661 dev->ctrl.admin_q = NULL;
ea191d2f
KB		 1662 return -ENODEV;
1663 }
0fb59cbc 1664 } else
c81545f9 1665 blk_mq_unquiesce_queue(dev->ctrl.admin_q);
a4aea562
MB		 1666
1667 return 0;
1668}
1669
97f6ef64
XY		 1670static unsigned long db_bar_size(struct nvme_dev *dev, unsigned nr_io_queues)
1671{
1672 return NVME_REG_DBS + ((nr_io_queues + 1) * 8 * dev->db_stride);
1673}
1674
1675static int nvme_remap_bar(struct nvme_dev *dev, unsigned long size)
1676{
1677 struct pci_dev *pdev = to_pci_dev(dev->dev);
1678
1679 if (size <= dev->bar_mapped_size)
1680 return 0;
1681 if (size > pci_resource_len(pdev, 0))
1682 return -ENOMEM;
1683 if (dev->bar)
1684 iounmap(dev->bar);
1685 dev->bar = ioremap(pci_resource_start(pdev, 0), size);
1686 if (!dev->bar) {
1687 dev->bar_mapped_size = 0;
1688 return -ENOMEM;
1689 }
1690 dev->bar_mapped_size = size;
1691 dev->dbs = dev->bar + NVME_REG_DBS;
1692
1693 return 0;
1694}
1695
01ad0990 1696static int nvme_pci_configure_admin_queue(struct nvme_dev *dev)
b60503ba 1697{
ba47e386 1698 int result;
b60503ba
MW		 1699 u32 aqa;
1700 struct nvme_queue *nvmeq;
1701
97f6ef64
XY		 1702 result = nvme_remap_bar(dev, db_bar_size(dev, 0));
1703 if (result < 0)
1704 return result;
1705
8ef2074d 1706 dev->subsystem = readl(dev->bar + NVME_REG_VS) >= NVME_VS(1, 1, 0) ?
20d0dfe6 1707 NVME_CAP_NSSRC(dev->ctrl.cap) : 0;
dfbac8c7 1708
7a67cbea
CH		 1709 if (dev->subsystem &&
1710 (readl(dev->bar + NVME_REG_CSTS) & NVME_CSTS_NSSRO))
1711 writel(NVME_CSTS_NSSRO, dev->bar + NVME_REG_CSTS);
dfbac8c7 1712
20d0dfe6 1713 result = nvme_disable_ctrl(&dev->ctrl, dev->ctrl.cap);
ba47e386
MW		 1714 if (result < 0)
1715 return result;
b60503ba 1716
a6ff7262 1717 result = nvme_alloc_queue(dev, 0, NVME_AQ_DEPTH);
147b27e4
SG		 1718 if (result)
1719 return result;
b60503ba 1720
147b27e4 1721 nvmeq = &dev->queues[0];
b60503ba
MW		 1722 aqa = nvmeq->q_depth - 1;
1723 aqa |= aqa << 16;
1724
7a67cbea
CH		 1725 writel(aqa, dev->bar + NVME_REG_AQA);
1726 lo_hi_writeq(nvmeq->sq_dma_addr, dev->bar + NVME_REG_ASQ);
1727 lo_hi_writeq(nvmeq->cq_dma_addr, dev->bar + NVME_REG_ACQ);
b60503ba 1728
20d0dfe6 1729 result = nvme_enable_ctrl(&dev->ctrl, dev->ctrl.cap);
025c557a 1730 if (result)
d4875622 1731 return result;
a4aea562 1732
2b25d981 1733 nvmeq->cq_vector = 0;
161b8be2 1734 nvme_init_queue(nvmeq, 0);
dca51e78 1735 result = queue_request_irq(nvmeq);
758dd7fd
JD		 1736 if (result) {
1737 nvmeq->cq_vector = -1;
d4875622 1738 return result;
758dd7fd 1739 }
025c557a 1740
b60503ba
MW		 1741 return result;
1742}
1743
749941f2 1744static int nvme_create_io_queues(struct nvme_dev *dev)
42f61420 1745{
4b04cc6a 1746 unsigned i, max, rw_queues;
749941f2 1747 int ret = 0;
42f61420 1748
d858e5f0 1749 for (i = dev->ctrl.queue_count; i <= dev->max_qid; i++) {
a6ff7262 1750 if (nvme_alloc_queue(dev, i, dev->q_depth)) {
749941f2 1751 ret = -ENOMEM;
42f61420 1752 break;
749941f2
CH		 1753 }
1754 }
42f61420 1755
d858e5f0 1756 max = min(dev->max_qid, dev->ctrl.queue_count - 1);
4b04cc6a
JA		 1757 if (max != 1 && dev->io_queues[NVMEQ_TYPE_POLL]) {
1758 rw_queues = dev->io_queues[NVMEQ_TYPE_READ] +
1759 dev->io_queues[NVMEQ_TYPE_WRITE];
1760 } else {
1761 rw_queues = max;
1762 }
1763
949928c1 1764 for (i = dev->online_queues; i <= max; i++) {
4b04cc6a
JA		 1765 bool polled = i > rw_queues;
1766
1767 ret = nvme_create_queue(&dev->queues[i], i, polled);
d4875622 1768 if (ret)
42f61420 1769 break;
27e8166c 1770 }
749941f2
CH		 1771
1772 /*
1773 * Ignore failing Create SQ/CQ commands, we can continue with less
8adb8c14
MI		 1774 * than the desired amount of queues, and even a controller without
1775 * I/O queues can still be used to issue admin commands. This might
749941f2
CH		 1776 * be useful to upgrade a buggy firmware for example.
1777 */
1778 return ret >= 0 ? 0 : ret;
b60503ba
MW		 1779}
1780
202021c1
SB		 1781static ssize_t nvme_cmb_show(struct device *dev,
1782 struct device_attribute *attr,
1783 char *buf)
1784{
1785 struct nvme_dev *ndev = to_nvme_dev(dev_get_drvdata(dev));
1786
c965809c 1787 return scnprintf(buf, PAGE_SIZE, "cmbloc : x%08x\ncmbsz : x%08x\n",
202021c1
SB		 1788 ndev->cmbloc, ndev->cmbsz);
1789}
1790static DEVICE_ATTR(cmb, S_IRUGO, nvme_cmb_show, NULL);
1791
88de4598 1792static u64 nvme_cmb_size_unit(struct nvme_dev *dev)
8ffaadf7 1793{
88de4598
CH		 1794 u8 szu = (dev->cmbsz >> NVME_CMBSZ_SZU_SHIFT) & NVME_CMBSZ_SZU_MASK;
1795
1796 return 1ULL << (12 + 4 * szu);
1797}
1798
1799static u32 nvme_cmb_size(struct nvme_dev *dev)
1800{
1801 return (dev->cmbsz >> NVME_CMBSZ_SZ_SHIFT) & NVME_CMBSZ_SZ_MASK;
1802}
1803
f65efd6d 1804static void nvme_map_cmb(struct nvme_dev *dev)
8ffaadf7 1805{
88de4598 1806 u64 size, offset;
8ffaadf7
JD		 1807 resource_size_t bar_size;
1808 struct pci_dev *pdev = to_pci_dev(dev->dev);
8969f1f8 1809 int bar;
8ffaadf7 1810
9fe5c59f
KB		 1811 if (dev->cmb_size)
1812 return;
1813
7a67cbea 1814 dev->cmbsz = readl(dev->bar + NVME_REG_CMBSZ);
f65efd6d
CH		 1815 if (!dev->cmbsz)
1816 return;
202021c1 1817 dev->cmbloc = readl(dev->bar + NVME_REG_CMBLOC);
8ffaadf7 1818
88de4598
CH		 1819 size = nvme_cmb_size_unit(dev) * nvme_cmb_size(dev);
1820 offset = nvme_cmb_size_unit(dev) * NVME_CMB_OFST(dev->cmbloc);
8969f1f8
CH		 1821 bar = NVME_CMB_BIR(dev->cmbloc);
1822 bar_size = pci_resource_len(pdev, bar);
8ffaadf7
JD		 1823
1824 if (offset > bar_size)
f65efd6d 1825 return;
8ffaadf7
JD		 1826
1827 /*
1828 * Controllers may support a CMB size larger than their BAR,
1829 * for example, due to being behind a bridge. Reduce the CMB to
1830 * the reported size of the BAR
1831 */
1832 if (size > bar_size - offset)
1833 size = bar_size - offset;
1834
0f238ff5
LG		 1835 if (pci_p2pdma_add_resource(pdev, bar, size, offset)) {
1836 dev_warn(dev->ctrl.device,
1837 "failed to register the CMB\n");
f65efd6d 1838 return;
0f238ff5
LG		 1839 }
1840
8ffaadf7 1841 dev->cmb_size = size;
0f238ff5
LG		 1842 dev->cmb_use_sqes = use_cmb_sqes && (dev->cmbsz & NVME_CMBSZ_SQS);
1843
1844 if ((dev->cmbsz & (NVME_CMBSZ_WDS | NVME_CMBSZ_RDS)) ==
1845 (NVME_CMBSZ_WDS | NVME_CMBSZ_RDS))
1846 pci_p2pmem_publish(pdev, true);
f65efd6d
CH		 1847
1848 if (sysfs_add_file_to_group(&dev->ctrl.device->kobj,
1849 &dev_attr_cmb.attr, NULL))
1850 dev_warn(dev->ctrl.device,
1851 "failed to add sysfs attribute for CMB\n");
8ffaadf7
JD		 1852}
1853
1854static inline void nvme_release_cmb(struct nvme_dev *dev)
1855{
0f238ff5 1856 if (dev->cmb_size) {
1c78f773
MG		 1857 sysfs_remove_file_from_group(&dev->ctrl.device->kobj,
1858 &dev_attr_cmb.attr, NULL);
0f238ff5 1859 dev->cmb_size = 0;
8ffaadf7
JD		 1860 }
1861}
1862
87ad72a5
CH		 1863static int nvme_set_host_mem(struct nvme_dev *dev, u32 bits)
1864{
4033f35d 1865 u64 dma_addr = dev->host_mem_descs_dma;
87ad72a5 1866 struct nvme_command c;
87ad72a5
CH		 1867 int ret;
1868
87ad72a5
CH		 1869 memset(&c, 0, sizeof(c));
1870 c.features.opcode = nvme_admin_set_features;
1871 c.features.fid = cpu_to_le32(NVME_FEAT_HOST_MEM_BUF);
1872 c.features.dword11 = cpu_to_le32(bits);
1873 c.features.dword12 = cpu_to_le32(dev->host_mem_size >>
1874 ilog2(dev->ctrl.page_size));
1875 c.features.dword13 = cpu_to_le32(lower_32_bits(dma_addr));
1876 c.features.dword14 = cpu_to_le32(upper_32_bits(dma_addr));
1877 c.features.dword15 = cpu_to_le32(dev->nr_host_mem_descs);
1878
1879 ret = nvme_submit_sync_cmd(dev->ctrl.admin_q, &c, NULL, 0);
1880 if (ret) {
1881 dev_warn(dev->ctrl.device,
1882 "failed to set host mem (err %d, flags %#x).\n",
1883 ret, bits);
1884 }
87ad72a5
CH		 1885 return ret;
1886}
1887
1888static void nvme_free_host_mem(struct nvme_dev *dev)
1889{
1890 int i;
1891
1892 for (i = 0; i < dev->nr_host_mem_descs; i++) {
1893 struct nvme_host_mem_buf_desc *desc = &dev->host_mem_descs[i];
1894 size_t size = le32_to_cpu(desc->size) * dev->ctrl.page_size;
1895
1896 dma_free_coherent(dev->dev, size, dev->host_mem_desc_bufs[i],
1897 le64_to_cpu(desc->addr));
1898 }
1899
1900 kfree(dev->host_mem_desc_bufs);
1901 dev->host_mem_desc_bufs = NULL;
4033f35d
CH		 1902 dma_free_coherent(dev->dev,
1903 dev->nr_host_mem_descs * sizeof(*dev->host_mem_descs),
1904 dev->host_mem_descs, dev->host_mem_descs_dma);
87ad72a5 1905 dev->host_mem_descs = NULL;
7e5dd57e 1906 dev->nr_host_mem_descs = 0;
87ad72a5
CH		 1907}
1908
92dc6895
CH		 1909static int __nvme_alloc_host_mem(struct nvme_dev *dev, u64 preferred,
1910 u32 chunk_size)
9d713c2b 1911{
87ad72a5 1912 struct nvme_host_mem_buf_desc *descs;
92dc6895 1913 u32 max_entries, len;
4033f35d 1914 dma_addr_t descs_dma;
2ee0e4ed 1915 int i = 0;
87ad72a5 1916 void **bufs;
6fbcde66 1917 u64 size, tmp;
87ad72a5 1918
87ad72a5
CH		 1919 tmp = (preferred + chunk_size - 1);
1920 do_div(tmp, chunk_size);
1921 max_entries = tmp;
044a9df1
CH		 1922
1923 if (dev->ctrl.hmmaxd && dev->ctrl.hmmaxd < max_entries)
1924 max_entries = dev->ctrl.hmmaxd;
1925
4033f35d
CH		 1926 descs = dma_zalloc_coherent(dev->dev, max_entries * sizeof(*descs),
1927 &descs_dma, GFP_KERNEL);
87ad72a5
CH		 1928 if (!descs)
1929 goto out;
1930
1931 bufs = kcalloc(max_entries, sizeof(*bufs), GFP_KERNEL);
1932 if (!bufs)
1933 goto out_free_descs;
1934
244a8fe4 1935 for (size = 0; size < preferred && i < max_entries; size += len) {
87ad72a5
CH		 1936 dma_addr_t dma_addr;
1937
50cdb7c6 1938 len = min_t(u64, chunk_size, preferred - size);
87ad72a5
CH		 1939 bufs[i] = dma_alloc_attrs(dev->dev, len, &dma_addr, GFP_KERNEL,
1940 DMA_ATTR_NO_KERNEL_MAPPING | DMA_ATTR_NO_WARN);
1941 if (!bufs[i])
1942 break;
1943
1944 descs[i].addr = cpu_to_le64(dma_addr);
1945 descs[i].size = cpu_to_le32(len / dev->ctrl.page_size);
1946 i++;
1947 }
1948
92dc6895 1949 if (!size)
87ad72a5 1950 goto out_free_bufs;
87ad72a5 1951
87ad72a5
CH		 1952 dev->nr_host_mem_descs = i;
1953 dev->host_mem_size = size;
1954 dev->host_mem_descs = descs;
4033f35d 1955 dev->host_mem_descs_dma = descs_dma;
87ad72a5
CH		 1956 dev->host_mem_desc_bufs = bufs;
1957 return 0;
1958
1959out_free_bufs:
1960 while (--i >= 0) {
1961 size_t size = le32_to_cpu(descs[i].size) * dev->ctrl.page_size;
1962
1963 dma_free_coherent(dev->dev, size, bufs[i],
1964 le64_to_cpu(descs[i].addr));
1965 }
1966
1967 kfree(bufs);
1968out_free_descs:
4033f35d
CH		 1969 dma_free_coherent(dev->dev, max_entries * sizeof(*descs), descs,
1970 descs_dma);
87ad72a5 1971out:
87ad72a5
CH		 1972 dev->host_mem_descs = NULL;
1973 return -ENOMEM;
1974}
1975
92dc6895
CH		 1976static int nvme_alloc_host_mem(struct nvme_dev *dev, u64 min, u64 preferred)
1977{
1978 u32 chunk_size;
1979
1980 /* start big and work our way down */
30f92d62 1981 for (chunk_size = min_t(u64, preferred, PAGE_SIZE * MAX_ORDER_NR_PAGES);
044a9df1 1982 chunk_size >= max_t(u32, dev->ctrl.hmminds * 4096, PAGE_SIZE * 2);
92dc6895
CH		 1983 chunk_size /= 2) {
1984 if (!__nvme_alloc_host_mem(dev, preferred, chunk_size)) {
1985 if (!min || dev->host_mem_size >= min)
1986 return 0;
1987 nvme_free_host_mem(dev);
1988 }
1989 }
1990
1991 return -ENOMEM;
1992}
1993
9620cfba 1994static int nvme_setup_host_mem(struct nvme_dev *dev)
87ad72a5
CH		 1995{
1996 u64 max = (u64)max_host_mem_size_mb * SZ_1M;
1997 u64 preferred = (u64)dev->ctrl.hmpre * 4096;
1998 u64 min = (u64)dev->ctrl.hmmin * 4096;
1999 u32 enable_bits = NVME_HOST_MEM_ENABLE;
6fbcde66 2000 int ret;
87ad72a5
CH		 2001
2002 preferred = min(preferred, max);
2003 if (min > max) {
2004 dev_warn(dev->ctrl.device,
2005 "min host memory (%lld MiB) above limit (%d MiB).\n",
2006 min >> ilog2(SZ_1M), max_host_mem_size_mb);
2007 nvme_free_host_mem(dev);
9620cfba 2008 return 0;
87ad72a5
CH		 2009 }
2010
2011 /*
2012 * If we already have a buffer allocated check if we can reuse it.
2013 */
2014 if (dev->host_mem_descs) {
2015 if (dev->host_mem_size >= min)
2016 enable_bits |= NVME_HOST_MEM_RETURN;
2017 else
2018 nvme_free_host_mem(dev);
2019 }
2020
2021 if (!dev->host_mem_descs) {
92dc6895
CH		 2022 if (nvme_alloc_host_mem(dev, min, preferred)) {
2023 dev_warn(dev->ctrl.device,
2024 "failed to allocate host memory buffer.\n");
9620cfba 2025 return 0; /* controller must work without HMB */
92dc6895
CH		 2026 }
2027
2028 dev_info(dev->ctrl.device,
2029 "allocated %lld MiB host memory buffer.\n",
2030 dev->host_mem_size >> ilog2(SZ_1M));
87ad72a5
CH		 2031 }
2032
9620cfba
CH		 2033 ret = nvme_set_host_mem(dev, enable_bits);
2034 if (ret)
87ad72a5 2035 nvme_free_host_mem(dev);
9620cfba 2036 return ret;
9d713c2b
KB		 2037}
2038
3b6592f7
JA		 2039static void nvme_calc_io_queues(struct nvme_dev *dev, unsigned int nr_io_queues)
2040{
2041 unsigned int this_w_queues = write_queues;
4b04cc6a 2042 unsigned int this_p_queues = poll_queues;
3b6592f7
JA		 2043
2044 /*
2045 * Setup read/write queue split
2046 */
2047 if (nr_io_queues == 1) {
2048 dev->io_queues[NVMEQ_TYPE_READ] = 1;
2049 dev->io_queues[NVMEQ_TYPE_WRITE] = 0;
4b04cc6a 2050 dev->io_queues[NVMEQ_TYPE_POLL] = 0;
3b6592f7
JA		 2051 return;
2052 }
2053
4b04cc6a
JA		 2054 /*
2055 * Configure number of poll queues, if set
2056 */
2057 if (this_p_queues) {
2058 /*
2059 * We need at least one queue left. With just one queue, we'll
2060 * have a single shared read/write set.
2061 */
2062 if (this_p_queues >= nr_io_queues) {
2063 this_w_queues = 0;
2064 this_p_queues = nr_io_queues - 1;
2065 }
2066
2067 dev->io_queues[NVMEQ_TYPE_POLL] = this_p_queues;
2068 nr_io_queues -= this_p_queues;
2069 } else
2070 dev->io_queues[NVMEQ_TYPE_POLL] = 0;
2071
3b6592f7
JA		 2072 /*
2073 * If 'write_queues' is set, ensure it leaves room for at least
2074 * one read queue
2075 */
2076 if (this_w_queues >= nr_io_queues)
2077 this_w_queues = nr_io_queues - 1;
2078
2079 /*
2080 * If 'write_queues' is set to zero, reads and writes will share
2081 * a queue set.
2082 */
2083 if (!this_w_queues) {
2084 dev->io_queues[NVMEQ_TYPE_WRITE] = 0;
2085 dev->io_queues[NVMEQ_TYPE_READ] = nr_io_queues;
2086 } else {
2087 dev->io_queues[NVMEQ_TYPE_WRITE] = this_w_queues;
2088 dev->io_queues[NVMEQ_TYPE_READ] = nr_io_queues - this_w_queues;
2089 }
2090}
2091
2092static int nvme_setup_irqs(struct nvme_dev *dev, int nr_io_queues)
2093{
2094 struct pci_dev *pdev = to_pci_dev(dev->dev);
2095 int irq_sets[2];
2096 struct irq_affinity affd = {
2097 .pre_vectors = 1,
2098 .nr_sets = ARRAY_SIZE(irq_sets),
2099 .sets = irq_sets,
2100 };
30e06628 2101 int result = 0;
3b6592f7
JA		 2102
2103 /*
2104 * For irq sets, we have to ask for minvec == maxvec. This passes
2105 * any reduction back to us, so we can adjust our queue counts and
2106 * IRQ vector needs.
2107 */
2108 do {
2109 nvme_calc_io_queues(dev, nr_io_queues);
2110 irq_sets[0] = dev->io_queues[NVMEQ_TYPE_READ];
2111 irq_sets[1] = dev->io_queues[NVMEQ_TYPE_WRITE];
2112 if (!irq_sets[1])
2113 affd.nr_sets = 1;
2114
2115 /*
db29eb05
JA		 2116 * If we got a failure and we're down to asking for just
2117 * 1 + 1 queues, just ask for a single vector. We'll share
2118 * that between the single IO queue and the admin queue.
3b6592f7 2119 */
db29eb05 2120 if (!(result < 0 && nr_io_queues == 1))
30e06628 2121 nr_io_queues = irq_sets[0] + irq_sets[1] + 1;
3b6592f7
JA		 2122
2123 result = pci_alloc_irq_vectors_affinity(pdev, nr_io_queues,
2124 nr_io_queues,
2125 PCI_IRQ_ALL_TYPES | PCI_IRQ_AFFINITY, &affd);
2126
2127 /*
db29eb05
JA		 2128 * Need to reduce our vec counts. If we get ENOSPC, the
2129 * platform should support mulitple vecs, we just need
2130 * to decrease our ask. If we get EINVAL, the platform
2131 * likely does not. Back down to ask for just one vector.
3b6592f7
JA		 2132 */
2133 if (result == -ENOSPC) {
2134 nr_io_queues--;
2135 if (!nr_io_queues)
2136 return result;
2137 continue;
db29eb05
JA		 2138 } else if (result == -EINVAL) {
2139 nr_io_queues = 1;
2140 continue;
3b6592f7
JA		 2141 } else if (result <= 0)
2142 return -EIO;
2143 break;
2144 } while (1);
2145
2146 return result;
2147}
2148
8d85fce7 2149static int nvme_setup_io_queues(struct nvme_dev *dev)
b60503ba 2150{
147b27e4 2151 struct nvme_queue *adminq = &dev->queues[0];
e75ec752 2152 struct pci_dev *pdev = to_pci_dev(dev->dev);
97f6ef64
XY		 2153 int result, nr_io_queues;
2154 unsigned long size;
b60503ba 2155
3b6592f7 2156 nr_io_queues = max_io_queues();
9a0be7ab
CH		 2157 result = nvme_set_queue_count(&dev->ctrl, &nr_io_queues);
2158 if (result < 0)
1b23484b 2159 return result;
9a0be7ab 2160
f5fa90dc 2161 if (nr_io_queues == 0)
a5229050 2162 return 0;
b60503ba 2163
0f238ff5 2164 if (dev->cmb_use_sqes) {
8ffaadf7
JD		 2165 result = nvme_cmb_qdepth(dev, nr_io_queues,
2166 sizeof(struct nvme_command));
2167 if (result > 0)
2168 dev->q_depth = result;
2169 else
0f238ff5 2170 dev->cmb_use_sqes = false;
8ffaadf7
JD		 2171 }
2172
97f6ef64
XY		 2173 do {
2174 size = db_bar_size(dev, nr_io_queues);
2175 result = nvme_remap_bar(dev, size);
2176 if (!result)
2177 break;
2178 if (!--nr_io_queues)
2179 return -ENOMEM;
2180 } while (1);
2181 adminq->q_db = dev->dbs;
f1938f6e 2182
9d713c2b 2183 /* Deregister the admin queue's interrupt */
0ff199cb 2184 pci_free_irq(pdev, 0, adminq);
9d713c2b 2185
e32efbfc
JA		 2186 /*
2187 * If we enable msix early due to not intx, disable it again before
2188 * setting up the full range we need.
2189 */
dca51e78 2190 pci_free_irq_vectors(pdev);
3b6592f7
JA		 2191
2192 result = nvme_setup_irqs(dev, nr_io_queues);
22b55601 2193 if (result <= 0)
dca51e78 2194 return -EIO;
3b6592f7 2195
22b55601 2196 dev->num_vecs = result;
4b04cc6a
JA		 2197 result = max(result - 1, 1);
2198 dev->max_qid = result + dev->io_queues[NVMEQ_TYPE_POLL];
fa08a396 2199
4b04cc6a 2200 dev_info(dev->ctrl.device, "%d/%d/%d read/write/poll queues\n",
3b6592f7 2201 dev->io_queues[NVMEQ_TYPE_READ],
4b04cc6a
JA		 2202 dev->io_queues[NVMEQ_TYPE_WRITE],
2203 dev->io_queues[NVMEQ_TYPE_POLL]);
3b6592f7 2204
063a8096
MW		 2205 /*
2206 * Should investigate if there's a performance win from allocating
2207 * more queues than interrupt vectors; it might allow the submission
2208 * path to scale better, even if the receive path is limited by the
2209 * number of interrupts.
2210 */
063a8096 2211
dca51e78 2212 result = queue_request_irq(adminq);
758dd7fd
JD		 2213 if (result) {
2214 adminq->cq_vector = -1;
d4875622 2215 return result;
758dd7fd 2216 }
749941f2 2217 return nvme_create_io_queues(dev);
b60503ba
MW		 2218}
2219
2a842aca 2220static void nvme_del_queue_end(struct request *req, blk_status_t error)
a5768aa8 2221{
db3cbfff 2222 struct nvme_queue *nvmeq = req->end_io_data;
b5875222 2223
db3cbfff
KB		 2224 blk_mq_free_request(req);
2225 complete(&nvmeq->dev->ioq_wait);
a5768aa8
KB		 2226}
2227
2a842aca 2228static void nvme_del_cq_end(struct request *req, blk_status_t error)
a5768aa8 2229{
db3cbfff 2230 struct nvme_queue *nvmeq = req->end_io_data;
5cb525c8 2231 u16 start, end;
a5768aa8 2232
db3cbfff
KB		 2233 if (!error) {
2234 unsigned long flags;
2235
0bc88192 2236 spin_lock_irqsave(&nvmeq->cq_lock, flags);
5cb525c8 2237 nvme_process_cq(nvmeq, &start, &end, -1);
1ab0cd69 2238 spin_unlock_irqrestore(&nvmeq->cq_lock, flags);
5cb525c8
JA		 2239
2240 nvme_complete_cqes(nvmeq, start, end);
a5768aa8 2241 }
db3cbfff
KB		 2242
2243 nvme_del_queue_end(req, error);
a5768aa8
KB		 2244}
2245
db3cbfff 2246static int nvme_delete_queue(struct nvme_queue *nvmeq, u8 opcode)
bda4e0fb 2247{
db3cbfff
KB		 2248 struct request_queue *q = nvmeq->dev->ctrl.admin_q;
2249 struct request *req;
2250 struct nvme_command cmd;
bda4e0fb 2251
db3cbfff
KB		 2252 memset(&cmd, 0, sizeof(cmd));
2253 cmd.delete_queue.opcode = opcode;
2254 cmd.delete_queue.qid = cpu_to_le16(nvmeq->qid);
bda4e0fb 2255
eb71f435 2256 req = nvme_alloc_request(q, &cmd, BLK_MQ_REQ_NOWAIT, NVME_QID_ANY);
db3cbfff
KB		 2257 if (IS_ERR(req))
2258 return PTR_ERR(req);
bda4e0fb 2259
db3cbfff
KB		 2260 req->timeout = ADMIN_TIMEOUT;
2261 req->end_io_data = nvmeq;
2262
2263 blk_execute_rq_nowait(q, NULL, req, false,
2264 opcode == nvme_admin_delete_cq ?
2265 nvme_del_cq_end : nvme_del_queue_end);
2266 return 0;
bda4e0fb
KB		 2267}
2268
ee9aebb2 2269static void nvme_disable_io_queues(struct nvme_dev *dev)
a5768aa8 2270{
ee9aebb2 2271 int pass, queues = dev->online_queues - 1;
db3cbfff
KB		 2272 unsigned long timeout;
2273 u8 opcode = nvme_admin_delete_sq;
a5768aa8 2274
db3cbfff 2275 for (pass = 0; pass < 2; pass++) {
014a0d60 2276 int sent = 0, i = queues;
db3cbfff
KB		 2277
2278 reinit_completion(&dev->ioq_wait);
2279 retry:
2280 timeout = ADMIN_TIMEOUT;
c21377f8 2281 for (; i > 0; i--, sent++)
147b27e4 2282 if (nvme_delete_queue(&dev->queues[i], opcode))
db3cbfff 2283 break;
c21377f8 2284
db3cbfff
KB		 2285 while (sent--) {
2286 timeout = wait_for_completion_io_timeout(&dev->ioq_wait, timeout);
2287 if (timeout == 0)
2288 return;
2289 if (i)
2290 goto retry;
2291 }
2292 opcode = nvme_admin_delete_cq;
2293 }
a5768aa8
KB		 2294}
2295
422ef0c7 2296/*
2b1b7e78 2297 * return error value only when tagset allocation failed
422ef0c7 2298 */
8d85fce7 2299static int nvme_dev_add(struct nvme_dev *dev)
b60503ba 2300{
2b1b7e78
JW		 2301 int ret;
2302
5bae7f73 2303 if (!dev->ctrl.tagset) {
dabcefab
JA		 2304 if (!dev->io_queues[NVMEQ_TYPE_POLL])
2305 dev->tagset.ops = &nvme_mq_ops;
2306 else
2307 dev->tagset.ops = &nvme_mq_poll_noirq_ops;
2308
ffe7704d 2309 dev->tagset.nr_hw_queues = dev->online_queues - 1;
3b6592f7 2310 dev->tagset.nr_maps = NVMEQ_TYPE_NR;
ffe7704d
KB		 2311 dev->tagset.timeout = NVME_IO_TIMEOUT;
2312 dev->tagset.numa_node = dev_to_node(dev->dev);
2313 dev->tagset.queue_depth =
a4aea562 2314 min_t(int, dev->q_depth, BLK_MQ_MAX_DEPTH) - 1;
a7a7cbe3
CK		 2315 dev->tagset.cmd_size = nvme_pci_cmd_size(dev, false);
2316 if ((dev->ctrl.sgls & ((1 << 0) | (1 << 1))) && sgl_threshold) {
2317 dev->tagset.cmd_size = max(dev->tagset.cmd_size,
2318 nvme_pci_cmd_size(dev, true));
2319 }
ffe7704d
KB		 2320 dev->tagset.flags = BLK_MQ_F_SHOULD_MERGE;
2321 dev->tagset.driver_data = dev;
b60503ba 2322
2b1b7e78
JW		 2323 ret = blk_mq_alloc_tag_set(&dev->tagset);
2324 if (ret) {
2325 dev_warn(dev->ctrl.device,
2326 "IO queues tagset allocation failed %d\n", ret);
2327 return ret;
2328 }
5bae7f73 2329 dev->ctrl.tagset = &dev->tagset;
f9f38e33
HK		 2330
2331 nvme_dbbuf_set(dev);
949928c1
KB		 2332 } else {
2333 blk_mq_update_nr_hw_queues(&dev->tagset, dev->online_queues - 1);
2334
2335 /* Free previously allocated queues that are no longer usable */
2336 nvme_free_queues(dev, dev->online_queues);
ffe7704d 2337 }
949928c1 2338
e1e5e564 2339 return 0;
b60503ba
MW		 2340}
2341
b00a726a 2342static int nvme_pci_enable(struct nvme_dev *dev)
0877cb0d 2343{
b00a726a 2344 int result = -ENOMEM;
e75ec752 2345 struct pci_dev *pdev = to_pci_dev(dev->dev);
0877cb0d
KB		 2346
2347 if (pci_enable_device_mem(pdev))
2348 return result;
2349
0877cb0d 2350 pci_set_master(pdev);
0877cb0d 2351
e75ec752
CH		 2352 if (dma_set_mask_and_coherent(dev->dev, DMA_BIT_MASK(64)) &&
2353 dma_set_mask_and_coherent(dev->dev, DMA_BIT_MASK(32)))
052d0efa 2354 goto disable;
0877cb0d 2355
7a67cbea 2356 if (readl(dev->bar + NVME_REG_CSTS) == -1) {
0e53d180 2357 result = -ENODEV;
b00a726a 2358 goto disable;
0e53d180 2359 }
e32efbfc
JA		 2360
2361 /*
a5229050
KB		 2362 * Some devices and/or platforms don't advertise or work with INTx
2363 * interrupts. Pre-enable a single MSIX or MSI vec for setup. We'll
2364 * adjust this later.
e32efbfc 2365 */
dca51e78
CH		 2366 result = pci_alloc_irq_vectors(pdev, 1, 1, PCI_IRQ_ALL_TYPES);
2367 if (result < 0)
2368 return result;
e32efbfc 2369
20d0dfe6 2370 dev->ctrl.cap = lo_hi_readq(dev->bar + NVME_REG_CAP);
7a67cbea 2371
20d0dfe6 2372 dev->q_depth = min_t(int, NVME_CAP_MQES(dev->ctrl.cap) + 1,
b27c1e68 2373 io_queue_depth);
20d0dfe6 2374 dev->db_stride = 1 << NVME_CAP_STRIDE(dev->ctrl.cap);
7a67cbea 2375 dev->dbs = dev->bar + 4096;
1f390c1f
SG		 2376
2377 /*
2378 * Temporary fix for the Apple controller found in the MacBook8,1 and
2379 * some MacBook7,1 to avoid controller resets and data loss.
2380 */
2381 if (pdev->vendor == PCI_VENDOR_ID_APPLE && pdev->device == 0x2001) {
2382 dev->q_depth = 2;
9bdcfb10
CH		 2383 dev_warn(dev->ctrl.device, "detected Apple NVMe controller, "
2384 "set queue depth=%u to work around controller resets\n",
1f390c1f 2385 dev->q_depth);
d554b5e1
MP		 2386 } else if (pdev->vendor == PCI_VENDOR_ID_SAMSUNG &&
2387 (pdev->device == 0xa821 || pdev->device == 0xa822) &&
20d0dfe6 2388 NVME_CAP_MQES(dev->ctrl.cap) == 0) {
d554b5e1
MP		 2389 dev->q_depth = 64;
2390 dev_err(dev->ctrl.device, "detected PM1725 NVMe controller, "
2391 "set queue depth=%u\n", dev->q_depth);
1f390c1f
SG		 2392 }
2393
f65efd6d 2394 nvme_map_cmb(dev);
202021c1 2395
a0a3408e
KB		 2396 pci_enable_pcie_error_reporting(pdev);
2397 pci_save_state(pdev);
0877cb0d
KB		 2398 return 0;
2399
2400 disable:
0877cb0d
KB		 2401 pci_disable_device(pdev);
2402 return result;
2403}
2404
2405static void nvme_dev_unmap(struct nvme_dev *dev)
b00a726a
KB		 2406{
2407 if (dev->bar)
2408 iounmap(dev->bar);
a1f447b3 2409 pci_release_mem_regions(to_pci_dev(dev->dev));
b00a726a
KB		 2410}
2411
2412static void nvme_pci_disable(struct nvme_dev *dev)
0877cb0d 2413{
e75ec752
CH		 2414 struct pci_dev *pdev = to_pci_dev(dev->dev);
2415
dca51e78 2416 pci_free_irq_vectors(pdev);
0877cb0d 2417
a0a3408e
KB		 2418 if (pci_is_enabled(pdev)) {
2419 pci_disable_pcie_error_reporting(pdev);
e75ec752 2420 pci_disable_device(pdev);
4d115420 2421 }
4d115420
KB		 2422}
2423
a5cdb68c 2424static void nvme_dev_disable(struct nvme_dev *dev, bool shutdown)
b60503ba 2425{
ee9aebb2 2426 int i;
302ad8cc
KB		 2427 bool dead = true;
2428 struct pci_dev *pdev = to_pci_dev(dev->dev);
22404274 2429
77bf25ea 2430 mutex_lock(&dev->shutdown_lock);
302ad8cc
KB		 2431 if (pci_is_enabled(pdev)) {
2432 u32 csts = readl(dev->bar + NVME_REG_CSTS);
2433
ebef7368
KB		 2434 if (dev->ctrl.state == NVME_CTRL_LIVE ||
2435 dev->ctrl.state == NVME_CTRL_RESETTING)
302ad8cc
KB		 2436 nvme_start_freeze(&dev->ctrl);
2437 dead = !!((csts & NVME_CSTS_CFS) || !(csts & NVME_CSTS_RDY) ||
2438 pdev->error_state != pci_channel_io_normal);
c9d3bf88 2439 }
c21377f8 2440
302ad8cc
KB		 2441 /*
2442 * Give the controller a chance to complete all entered requests if
2443 * doing a safe shutdown.
2444 */
87ad72a5
CH		 2445 if (!dead) {
2446 if (shutdown)
2447 nvme_wait_freeze_timeout(&dev->ctrl, NVME_IO_TIMEOUT);
9a915a5b
JW		 2448 }
2449
2450 nvme_stop_queues(&dev->ctrl);
87ad72a5 2451
64ee0ac0 2452 if (!dead && dev->ctrl.queue_count > 0) {
ee9aebb2 2453 nvme_disable_io_queues(dev);
a5cdb68c 2454 nvme_disable_admin_queue(dev, shutdown);
4d115420 2455 }
ee9aebb2
KB		 2456 for (i = dev->ctrl.queue_count - 1; i >= 0; i--)
2457 nvme_suspend_queue(&dev->queues[i]);
2458
b00a726a 2459 nvme_pci_disable(dev);
07836e65 2460
e1958e65
ML		 2461 blk_mq_tagset_busy_iter(&dev->tagset, nvme_cancel_request, &dev->ctrl);
2462 blk_mq_tagset_busy_iter(&dev->admin_tagset, nvme_cancel_request, &dev->ctrl);
302ad8cc
KB		 2463
2464 /*
2465 * The driver will not be starting up queues again if shutting down so
2466 * must flush all entered requests to their failed completion to avoid
2467 * deadlocking blk-mq hot-cpu notifier.
2468 */
2469 if (shutdown)
2470 nvme_start_queues(&dev->ctrl);
77bf25ea 2471 mutex_unlock(&dev->shutdown_lock);
b60503ba
MW		 2472}
2473
091b6092
MW		 2474static int nvme_setup_prp_pools(struct nvme_dev *dev)
2475{
e75ec752 2476 dev->prp_page_pool = dma_pool_create("prp list page", dev->dev,
091b6092
MW		 2477 PAGE_SIZE, PAGE_SIZE, 0);
2478 if (!dev->prp_page_pool)
2479 return -ENOMEM;
2480
99802a7a 2481 /* Optimisation for I/Os between 4k and 128k */
e75ec752 2482 dev->prp_small_pool = dma_pool_create("prp list 256", dev->dev,
99802a7a
MW		 2483 256, 256, 0);
2484 if (!dev->prp_small_pool) {
2485 dma_pool_destroy(dev->prp_page_pool);
2486 return -ENOMEM;
2487 }
091b6092
MW		 2488 return 0;
2489}
2490
2491static void nvme_release_prp_pools(struct nvme_dev *dev)
2492{
2493 dma_pool_destroy(dev->prp_page_pool);
99802a7a 2494 dma_pool_destroy(dev->prp_small_pool);
091b6092
MW		 2495}
2496
1673f1f0 2497static void nvme_pci_free_ctrl(struct nvme_ctrl *ctrl)
5e82e952 2498{
1673f1f0 2499 struct nvme_dev *dev = to_nvme_dev(ctrl);
9ac27090 2500
f9f38e33 2501 nvme_dbbuf_dma_free(dev);
e75ec752 2502 put_device(dev->dev);
4af0e21c
KB		 2503 if (dev->tagset.tags)
2504 blk_mq_free_tag_set(&dev->tagset);
1c63dc66
CH		 2505 if (dev->ctrl.admin_q)
2506 blk_put_queue(dev->ctrl.admin_q);
5e82e952 2507 kfree(dev->queues);
e286bcfc 2508 free_opal_dev(dev->ctrl.opal_dev);
943e942e 2509 mempool_destroy(dev->iod_mempool);
5e82e952
KB		 2510 kfree(dev);
2511}
2512
f58944e2
KB		 2513static void nvme_remove_dead_ctrl(struct nvme_dev *dev, int status)
2514{
237045fc 2515 dev_warn(dev->ctrl.device, "Removing after probe failure status: %d\n", status);
f58944e2 2516
d22524a4 2517 nvme_get_ctrl(&dev->ctrl);
69d9a99c 2518 nvme_dev_disable(dev, false);
9f9cafc1 2519 nvme_kill_queues(&dev->ctrl);
03e0f3a6 2520 if (!queue_work(nvme_wq, &dev->remove_work))
f58944e2
KB		 2521 nvme_put_ctrl(&dev->ctrl);
2522}
2523
fd634f41 2524static void nvme_reset_work(struct work_struct *work)
5e82e952 2525{
d86c4d8e
CH		 2526 struct nvme_dev *dev =
2527 container_of(work, struct nvme_dev, ctrl.reset_work);
a98e58e5 2528 bool was_suspend = !!(dev->ctrl.ctrl_config & NVME_CC_SHN_NORMAL);
f58944e2 2529 int result = -ENODEV;
2b1b7e78 2530 enum nvme_ctrl_state new_state = NVME_CTRL_LIVE;
5e82e952 2531
82b057ca 2532 if (WARN_ON(dev->ctrl.state != NVME_CTRL_RESETTING))
fd634f41 2533 goto out;
5e82e952 2534
fd634f41
CH		 2535 /*
2536 * If we're called to reset a live controller first shut it down before
2537 * moving on.
2538 */
b00a726a 2539 if (dev->ctrl.ctrl_config & NVME_CC_ENABLE)
a5cdb68c 2540 nvme_dev_disable(dev, false);
5e82e952 2541
ad70062c 2542 /*
ad6a0a52 2543 * Introduce CONNECTING state from nvme-fc/rdma transports to mark the
ad70062c
JW		 2544 * initializing procedure here.
2545 */
ad6a0a52 2546 if (!nvme_change_ctrl_state(&dev->ctrl, NVME_CTRL_CONNECTING)) {
ad70062c 2547 dev_warn(dev->ctrl.device,
ad6a0a52 2548 "failed to mark controller CONNECTING\n");
ad70062c
JW		 2549 goto out;
2550 }
2551
b00a726a 2552 result = nvme_pci_enable(dev);
f0b50732 2553 if (result)
3cf519b5 2554 goto out;
f0b50732 2555
01ad0990 2556 result = nvme_pci_configure_admin_queue(dev);
f0b50732 2557 if (result)
f58944e2 2558 goto out;
f0b50732 2559
0fb59cbc
KB		 2560 result = nvme_alloc_admin_tags(dev);
2561 if (result)
f58944e2 2562 goto out;
b9afca3e 2563
943e942e
JA		 2564 /*
2565 * Limit the max command size to prevent iod->sg allocations going
2566 * over a single page.
2567 */
2568 dev->ctrl.max_hw_sectors = NVME_MAX_KB_SZ << 1;
2569 dev->ctrl.max_segments = NVME_MAX_SEGS;
2570
ce4541f4
CH		 2571 result = nvme_init_identify(&dev->ctrl);
2572 if (result)
f58944e2 2573 goto out;
ce4541f4 2574
e286bcfc
SB		 2575 if (dev->ctrl.oacs & NVME_CTRL_OACS_SEC_SUPP) {
2576 if (!dev->ctrl.opal_dev)
2577 dev->ctrl.opal_dev =
2578 init_opal_dev(&dev->ctrl, &nvme_sec_submit);
2579 else if (was_suspend)
2580 opal_unlock_from_suspend(dev->ctrl.opal_dev);
2581 } else {
2582 free_opal_dev(dev->ctrl.opal_dev);
2583 dev->ctrl.opal_dev = NULL;
4f1244c8 2584 }
a98e58e5 2585
f9f38e33
HK		 2586 if (dev->ctrl.oacs & NVME_CTRL_OACS_DBBUF_SUPP) {
2587 result = nvme_dbbuf_dma_alloc(dev);
2588 if (result)
2589 dev_warn(dev->dev,
2590 "unable to allocate dma for dbbuf\n");
2591 }
2592
9620cfba
CH		 2593 if (dev->ctrl.hmpre) {
2594 result = nvme_setup_host_mem(dev);
2595 if (result < 0)
2596 goto out;
2597 }
87ad72a5 2598
f0b50732 2599 result = nvme_setup_io_queues(dev);
badc34d4 2600 if (result)
f58944e2 2601 goto out;
f0b50732 2602
2659e57b
CH		 2603 /*
2604 * Keep the controller around but remove all namespaces if we don't have
2605 * any working I/O queue.
2606 */
3cf519b5 2607 if (dev->online_queues < 2) {
1b3c47c1 2608 dev_warn(dev->ctrl.device, "IO queues not created\n");
3b24774e 2609 nvme_kill_queues(&dev->ctrl);
5bae7f73 2610 nvme_remove_namespaces(&dev->ctrl);
2b1b7e78 2611 new_state = NVME_CTRL_ADMIN_ONLY;
3cf519b5 2612 } else {
25646264 2613 nvme_start_queues(&dev->ctrl);
302ad8cc 2614 nvme_wait_freeze(&dev->ctrl);
2b1b7e78
JW		 2615 /* hit this only when allocate tagset fails */
2616 if (nvme_dev_add(dev))
2617 new_state = NVME_CTRL_ADMIN_ONLY;
302ad8cc 2618 nvme_unfreeze(&dev->ctrl);
3cf519b5
CH		 2619 }
2620
2b1b7e78
JW		 2621 /*
2622 * If only admin queue live, keep it to do further investigation or
2623 * recovery.
2624 */
2625 if (!nvme_change_ctrl_state(&dev->ctrl, new_state)) {
2626 dev_warn(dev->ctrl.device,
2627 "failed to mark controller state %d\n", new_state);
bb8d261e
CH		 2628 goto out;
2629 }
92911a55 2630
d09f2b45 2631 nvme_start_ctrl(&dev->ctrl);
3cf519b5 2632 return;
f0b50732 2633
3cf519b5 2634 out:
f58944e2 2635 nvme_remove_dead_ctrl(dev, result);
f0b50732
KB		 2636}
2637
5c8809e6 2638static void nvme_remove_dead_ctrl_work(struct work_struct *work)
9a6b9458 2639{
5c8809e6 2640 struct nvme_dev *dev = container_of(work, struct nvme_dev, remove_work);
e75ec752 2641 struct pci_dev *pdev = to_pci_dev(dev->dev);
9a6b9458
KB		 2642
2643 if (pci_get_drvdata(pdev))
921920ab 2644 device_release_driver(&pdev->dev);
1673f1f0 2645 nvme_put_ctrl(&dev->ctrl);
9a6b9458
KB		 2646}
2647
1c63dc66 2648static int nvme_pci_reg_read32(struct nvme_ctrl *ctrl, u32 off, u32 *val)
9ca97374 2649{
1c63dc66 2650 *val = readl(to_nvme_dev(ctrl)->bar + off);
90667892 2651 return 0;
9ca97374
TH		 2652}
2653
5fd4ce1b 2654static int nvme_pci_reg_write32(struct nvme_ctrl *ctrl, u32 off, u32 val)
4cc06521 2655{
5fd4ce1b
CH		 2656 writel(val, to_nvme_dev(ctrl)->bar + off);
2657 return 0;
2658}
4cc06521 2659
7fd8930f
CH		 2660static int nvme_pci_reg_read64(struct nvme_ctrl *ctrl, u32 off, u64 *val)
2661{
2662 *val = readq(to_nvme_dev(ctrl)->bar + off);
2663 return 0;
4cc06521
KB		 2664}
2665
97c12223
KB		 2666static int nvme_pci_get_address(struct nvme_ctrl *ctrl, char *buf, int size)
2667{
2668 struct pci_dev *pdev = to_pci_dev(to_nvme_dev(ctrl)->dev);
2669
2670 return snprintf(buf, size, "%s", dev_name(&pdev->dev));
2671}
2672
1c63dc66 2673static const struct nvme_ctrl_ops nvme_pci_ctrl_ops = {
1a353d85 2674 .name = "pcie",
e439bb12 2675 .module = THIS_MODULE,
e0596ab2
LG		 2676 .flags = NVME_F_METADATA_SUPPORTED |
2677 NVME_F_PCI_P2PDMA,
1c63dc66 2678 .reg_read32 = nvme_pci_reg_read32,
5fd4ce1b 2679 .reg_write32 = nvme_pci_reg_write32,
7fd8930f 2680 .reg_read64 = nvme_pci_reg_read64,
1673f1f0 2681 .free_ctrl = nvme_pci_free_ctrl,
f866fc42 2682 .submit_async_event = nvme_pci_submit_async_event,
97c12223 2683 .get_address = nvme_pci_get_address,
1c63dc66 2684};
4cc06521 2685
b00a726a
KB		 2686static int nvme_dev_map(struct nvme_dev *dev)
2687{
b00a726a
KB		 2688 struct pci_dev *pdev = to_pci_dev(dev->dev);
2689
a1f447b3 2690 if (pci_request_mem_regions(pdev, "nvme"))
b00a726a
KB		 2691 return -ENODEV;
2692
97f6ef64 2693 if (nvme_remap_bar(dev, NVME_REG_DBS + 4096))
b00a726a
KB		 2694 goto release;
2695
9fa196e7 2696 return 0;
b00a726a 2697 release:
9fa196e7
MG		 2698 pci_release_mem_regions(pdev);
2699 return -ENODEV;
b00a726a
KB		 2700}
2701
8427bbc2 2702static unsigned long check_vendor_combination_bug(struct pci_dev *pdev)
ff5350a8
AL		 2703{
2704 if (pdev->vendor == 0x144d && pdev->device == 0xa802) {
2705 /*
2706 * Several Samsung devices seem to drop off the PCIe bus
2707 * randomly when APST is on and uses the deepest sleep state.
2708 * This has been observed on a Samsung "SM951 NVMe SAMSUNG
2709 * 256GB", a "PM951 NVMe SAMSUNG 512GB", and a "Samsung SSD
2710 * 950 PRO 256GB", but it seems to be restricted to two Dell
2711 * laptops.
2712 */
2713 if (dmi_match(DMI_SYS_VENDOR, "Dell Inc.") &&
2714 (dmi_match(DMI_PRODUCT_NAME, "XPS 15 9550") ||
2715 dmi_match(DMI_PRODUCT_NAME, "Precision 5510")))
2716 return NVME_QUIRK_NO_DEEPEST_PS;
8427bbc2
KHF		 2717 } else if (pdev->vendor == 0x144d && pdev->device == 0xa804) {
2718 /*
2719 * Samsung SSD 960 EVO drops off the PCIe bus after system
467c77d4
JJ		 2720 * suspend on a Ryzen board, ASUS PRIME B350M-A, as well as
2721 * within few minutes after bootup on a Coffee Lake board -
2722 * ASUS PRIME Z370-A
8427bbc2
KHF		 2723 */
2724 if (dmi_match(DMI_BOARD_VENDOR, "ASUSTeK COMPUTER INC.") &&
467c77d4
JJ		 2725 (dmi_match(DMI_BOARD_NAME, "PRIME B350M-A") ||
2726 dmi_match(DMI_BOARD_NAME, "PRIME Z370-A")))
8427bbc2 2727 return NVME_QUIRK_NO_APST;
ff5350a8
AL		 2728 }
2729
2730 return 0;
2731}
2732
18119775
KB		 2733static void nvme_async_probe(void *data, async_cookie_t cookie)
2734{
2735 struct nvme_dev *dev = data;
80f513b5 2736
18119775
KB		 2737 nvme_reset_ctrl_sync(&dev->ctrl);
2738 flush_work(&dev->ctrl.scan_work);
80f513b5 2739 nvme_put_ctrl(&dev->ctrl);
18119775
KB		 2740}
2741
8d85fce7 2742static int nvme_probe(struct pci_dev *pdev, const struct pci_device_id *id)
b60503ba 2743{
a4aea562 2744 int node, result = -ENOMEM;
b60503ba 2745 struct nvme_dev *dev;
ff5350a8 2746 unsigned long quirks = id->driver_data;
943e942e 2747 size_t alloc_size;
b60503ba 2748
a4aea562
MB		 2749 node = dev_to_node(&pdev->dev);
2750 if (node == NUMA_NO_NODE)
2fa84351 2751 set_dev_node(&pdev->dev, first_memory_node);
a4aea562
MB		 2752
2753 dev = kzalloc_node(sizeof(*dev), GFP_KERNEL, node);
b60503ba
MW		 2754 if (!dev)
2755 return -ENOMEM;
147b27e4 2756
3b6592f7
JA		 2757 dev->queues = kcalloc_node(max_queue_count(), sizeof(struct nvme_queue),
2758 GFP_KERNEL, node);
b60503ba
MW		 2759 if (!dev->queues)
2760 goto free;
2761
e75ec752 2762 dev->dev = get_device(&pdev->dev);
9a6b9458 2763 pci_set_drvdata(pdev, dev);
1c63dc66 2764
b00a726a
KB		 2765 result = nvme_dev_map(dev);
2766 if (result)
b00c9b7a 2767 goto put_pci;
b00a726a 2768
d86c4d8e 2769 INIT_WORK(&dev->ctrl.reset_work, nvme_reset_work);
5c8809e6 2770 INIT_WORK(&dev->remove_work, nvme_remove_dead_ctrl_work);
77bf25ea 2771 mutex_init(&dev->shutdown_lock);
db3cbfff 2772 init_completion(&dev->ioq_wait);
b60503ba 2773
091b6092
MW		 2774 result = nvme_setup_prp_pools(dev);
2775 if (result)
b00c9b7a 2776 goto unmap;
4cc06521 2777
8427bbc2 2778 quirks |= check_vendor_combination_bug(pdev);
ff5350a8 2779
943e942e
JA		 2780 /*
2781 * Double check that our mempool alloc size will cover the biggest
2782 * command we support.
2783 */
2784 alloc_size = nvme_pci_iod_alloc_size(dev, NVME_MAX_KB_SZ,
2785 NVME_MAX_SEGS, true);
2786 WARN_ON_ONCE(alloc_size > PAGE_SIZE);
2787
2788 dev->iod_mempool = mempool_create_node(1, mempool_kmalloc,
2789 mempool_kfree,
2790 (void *) alloc_size,
2791 GFP_KERNEL, node);
2792 if (!dev->iod_mempool) {
2793 result = -ENOMEM;
2794 goto release_pools;
2795 }
2796
b6e44b4c
KB		 2797 result = nvme_init_ctrl(&dev->ctrl, &pdev->dev, &nvme_pci_ctrl_ops,
2798 quirks);
2799 if (result)
2800 goto release_mempool;
2801
1b3c47c1
SG		 2802 dev_info(dev->ctrl.device, "pci function %s\n", dev_name(&pdev->dev));
2803
80f513b5 2804 nvme_get_ctrl(&dev->ctrl);
18119775 2805 async_schedule(nvme_async_probe, dev);
4caff8fc 2806
b60503ba
MW		 2807 return 0;
2808
b6e44b4c
KB		 2809 release_mempool:
2810 mempool_destroy(dev->iod_mempool);
0877cb0d 2811 release_pools:
091b6092 2812 nvme_release_prp_pools(dev);
b00c9b7a
CJ		 2813 unmap:
2814 nvme_dev_unmap(dev);
a96d4f5c 2815 put_pci:
e75ec752 2816 put_device(dev->dev);
b60503ba
MW		 2817 free:
2818 kfree(dev->queues);
b60503ba
MW		 2819 kfree(dev);
2820 return result;
2821}
2822
775755ed 2823static void nvme_reset_prepare(struct pci_dev *pdev)
f0d54a54 2824{
a6739479 2825 struct nvme_dev *dev = pci_get_drvdata(pdev);
f263fbb8 2826 nvme_dev_disable(dev, false);
775755ed 2827}
f0d54a54 2828
775755ed
CH		 2829static void nvme_reset_done(struct pci_dev *pdev)
2830{
f263fbb8 2831 struct nvme_dev *dev = pci_get_drvdata(pdev);
79c48ccf 2832 nvme_reset_ctrl_sync(&dev->ctrl);
f0d54a54
KB		 2833}
2834
09ece142
KB		 2835static void nvme_shutdown(struct pci_dev *pdev)
2836{
2837 struct nvme_dev *dev = pci_get_drvdata(pdev);
a5cdb68c 2838 nvme_dev_disable(dev, true);
09ece142
KB		 2839}
2840
f58944e2
KB		 2841/*
2842 * The driver's remove may be called on a device in a partially initialized
2843 * state. This function must not have any dependencies on the device state in
2844 * order to proceed.
2845 */
8d85fce7 2846static void nvme_remove(struct pci_dev *pdev)
b60503ba
MW		 2847{
2848 struct nvme_dev *dev = pci_get_drvdata(pdev);
9a6b9458 2849
bb8d261e 2850 nvme_change_ctrl_state(&dev->ctrl, NVME_CTRL_DELETING);
9a6b9458 2851 pci_set_drvdata(pdev, NULL);
0ff9d4e1 2852
6db28eda 2853 if (!pci_device_is_present(pdev)) {
0ff9d4e1 2854 nvme_change_ctrl_state(&dev->ctrl, NVME_CTRL_DEAD);
1d39e692 2855 nvme_dev_disable(dev, true);
cb4bfda6 2856 nvme_dev_remove_admin(dev);
6db28eda 2857 }
0ff9d4e1 2858
d86c4d8e 2859 flush_work(&dev->ctrl.reset_work);
d09f2b45
SG		 2860 nvme_stop_ctrl(&dev->ctrl);
2861 nvme_remove_namespaces(&dev->ctrl);
a5cdb68c 2862 nvme_dev_disable(dev, true);
9fe5c59f 2863 nvme_release_cmb(dev);
87ad72a5 2864 nvme_free_host_mem(dev);
a4aea562 2865 nvme_dev_remove_admin(dev);
a1a5ef99 2866 nvme_free_queues(dev, 0);
d09f2b45 2867 nvme_uninit_ctrl(&dev->ctrl);
9a6b9458 2868 nvme_release_prp_pools(dev);
b00a726a 2869 nvme_dev_unmap(dev);
1673f1f0 2870 nvme_put_ctrl(&dev->ctrl);
b60503ba
MW		 2871}
2872
671a6018 2873#ifdef CONFIG_PM_SLEEP
cd638946
KB		 2874static int nvme_suspend(struct device *dev)
2875{
2876 struct pci_dev *pdev = to_pci_dev(dev);
2877 struct nvme_dev *ndev = pci_get_drvdata(pdev);
2878
a5cdb68c 2879 nvme_dev_disable(ndev, true);
cd638946
KB		 2880 return 0;
2881}
2882
2883static int nvme_resume(struct device *dev)
2884{
2885 struct pci_dev *pdev = to_pci_dev(dev);
2886 struct nvme_dev *ndev = pci_get_drvdata(pdev);
cd638946 2887
d86c4d8e 2888 nvme_reset_ctrl(&ndev->ctrl);
9a6b9458 2889 return 0;
cd638946 2890}
671a6018 2891#endif
cd638946
KB		 2892
2893static SIMPLE_DEV_PM_OPS(nvme_dev_pm_ops, nvme_suspend, nvme_resume);
b60503ba 2894
a0a3408e
KB		 2895static pci_ers_result_t nvme_error_detected(struct pci_dev *pdev,
2896 pci_channel_state_t state)
2897{
2898 struct nvme_dev *dev = pci_get_drvdata(pdev);
2899
2900 /*
2901 * A frozen channel requires a reset. When detected, this method will
2902 * shutdown the controller to quiesce. The controller will be restarted
2903 * after the slot reset through driver's slot_reset callback.
2904 */
a0a3408e
KB		 2905 switch (state) {
2906 case pci_channel_io_normal:
2907 return PCI_ERS_RESULT_CAN_RECOVER;
2908 case pci_channel_io_frozen:
d011fb31
KB		 2909 dev_warn(dev->ctrl.device,
2910 "frozen state error detected, reset controller\n");
a5cdb68c 2911 nvme_dev_disable(dev, false);
a0a3408e
KB		 2912 return PCI_ERS_RESULT_NEED_RESET;
2913 case pci_channel_io_perm_failure:
d011fb31
KB		 2914 dev_warn(dev->ctrl.device,
2915 "failure state error detected, request disconnect\n");
a0a3408e
KB		 2916 return PCI_ERS_RESULT_DISCONNECT;
2917 }
2918 return PCI_ERS_RESULT_NEED_RESET;
2919}
2920
2921static pci_ers_result_t nvme_slot_reset(struct pci_dev *pdev)
2922{
2923 struct nvme_dev *dev = pci_get_drvdata(pdev);
2924
1b3c47c1 2925 dev_info(dev->ctrl.device, "restart after slot reset\n");
a0a3408e 2926 pci_restore_state(pdev);
d86c4d8e 2927 nvme_reset_ctrl(&dev->ctrl);
a0a3408e
KB		 2928 return PCI_ERS_RESULT_RECOVERED;
2929}
2930
2931static void nvme_error_resume(struct pci_dev *pdev)
2932{
72cd4cc2
KB		 2933 struct nvme_dev *dev = pci_get_drvdata(pdev);
2934
2935 flush_work(&dev->ctrl.reset_work);
a0a3408e
KB		 2936}
2937
1d352035 2938static const struct pci_error_handlers nvme_err_handler = {
b60503ba 2939 .error_detected = nvme_error_detected,
b60503ba
MW		 2940 .slot_reset = nvme_slot_reset,
2941 .resume = nvme_error_resume,
775755ed
CH		 2942 .reset_prepare = nvme_reset_prepare,
2943 .reset_done = nvme_reset_done,
b60503ba
MW		 2944};
2945
6eb0d698 2946static const struct pci_device_id nvme_id_table[] = {
106198ed 2947 { PCI_VDEVICE(INTEL, 0x0953),
08095e70 2948 .driver_data = NVME_QUIRK_STRIPE_SIZE |
e850fd16 2949 NVME_QUIRK_DEALLOCATE_ZEROES, },
99466e70
KB		 2950 { PCI_VDEVICE(INTEL, 0x0a53),
2951 .driver_data = NVME_QUIRK_STRIPE_SIZE |
e850fd16 2952 NVME_QUIRK_DEALLOCATE_ZEROES, },
99466e70
KB		 2953 { PCI_VDEVICE(INTEL, 0x0a54),
2954 .driver_data = NVME_QUIRK_STRIPE_SIZE |
e850fd16 2955 NVME_QUIRK_DEALLOCATE_ZEROES, },
f99cb7af
DWF		 2956 { PCI_VDEVICE(INTEL, 0x0a55),
2957 .driver_data = NVME_QUIRK_STRIPE_SIZE |
2958 NVME_QUIRK_DEALLOCATE_ZEROES, },
50af47d0 2959 { PCI_VDEVICE(INTEL, 0xf1a5), /* Intel 600P/P3100 */
9abd68ef
JA		 2960 .driver_data = NVME_QUIRK_NO_DEEPEST_PS |
2961 NVME_QUIRK_MEDIUM_PRIO_SQ },
540c801c
KB		 2962 { PCI_VDEVICE(INTEL, 0x5845), /* Qemu emulated controller */
2963 .driver_data = NVME_QUIRK_IDENTIFY_CNS, },
0302ae60
MP		 2964 { PCI_DEVICE(0x1bb1, 0x0100), /* Seagate Nytro Flash Storage */
2965 .driver_data = NVME_QUIRK_DELAY_BEFORE_CHK_RDY, },
54adc010
GP		 2966 { PCI_DEVICE(0x1c58, 0x0003), /* HGST adapter */
2967 .driver_data = NVME_QUIRK_DELAY_BEFORE_CHK_RDY, },
8c97eecc
JL		 2968 { PCI_DEVICE(0x1c58, 0x0023), /* WDC SN200 adapter */
2969 .driver_data = NVME_QUIRK_DELAY_BEFORE_CHK_RDY, },
015282c9
WW		 2970 { PCI_DEVICE(0x1c5f, 0x0540), /* Memblaze Pblaze4 adapter */
2971 .driver_data = NVME_QUIRK_DELAY_BEFORE_CHK_RDY, },
d554b5e1
MP		 2972 { PCI_DEVICE(0x144d, 0xa821), /* Samsung PM1725 */
2973 .driver_data = NVME_QUIRK_DELAY_BEFORE_CHK_RDY, },
2974 { PCI_DEVICE(0x144d, 0xa822), /* Samsung PM1725a */
2975 .driver_data = NVME_QUIRK_DELAY_BEFORE_CHK_RDY, },
608cc4b1
CH		 2976 { PCI_DEVICE(0x1d1d, 0x1f1f), /* LighNVM qemu device */
2977 .driver_data = NVME_QUIRK_LIGHTNVM, },
2978 { PCI_DEVICE(0x1d1d, 0x2807), /* CNEX WL */
2979 .driver_data = NVME_QUIRK_LIGHTNVM, },
ea48e877
WX		 2980 { PCI_DEVICE(0x1d1d, 0x2601), /* CNEX Granby */
2981 .driver_data = NVME_QUIRK_LIGHTNVM, },
b60503ba 2982 { PCI_DEVICE_CLASS(PCI_CLASS_STORAGE_EXPRESS, 0xffffff) },
c74dc780 2983 { PCI_DEVICE(PCI_VENDOR_ID_APPLE, 0x2001) },
124298bd 2984 { PCI_DEVICE(PCI_VENDOR_ID_APPLE, 0x2003) },
b60503ba
MW		 2985 { 0, }
2986};
2987MODULE_DEVICE_TABLE(pci, nvme_id_table);
2988
2989static struct pci_driver nvme_driver = {
2990 .name = "nvme",
2991 .id_table = nvme_id_table,
2992 .probe = nvme_probe,
8d85fce7 2993 .remove = nvme_remove,
09ece142 2994 .shutdown = nvme_shutdown,
cd638946
KB		 2995 .driver = {
2996 .pm = &nvme_dev_pm_ops,
2997 },
74d986ab 2998 .sriov_configure = pci_sriov_configure_simple,
b60503ba
MW		 2999 .err_handler = &nvme_err_handler,
3000};
3001
3002static int __init nvme_init(void)
3003{
9a6327d2 3004 return pci_register_driver(&nvme_driver);
b60503ba
MW		 3005}
3006
3007static void __exit nvme_exit(void)
3008{
3009 pci_unregister_driver(&nvme_driver);
03e0f3a6 3010 flush_workqueue(nvme_wq);
21bd78bc 3011 _nvme_check_size();
b60503ba
MW		 3012}
3013
3014MODULE_AUTHOR("Matthew Wilcox <willy@linux.intel.com>");
3015MODULE_LICENSE("GPL");
c78b4713 3016MODULE_VERSION("1.0");
b60503ba
MW		 3017module_init(nvme_init);
3018module_exit(nvme_exit);
Linux 6.x block layer and io_uring tree(s)