projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'dm-4.4-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/device...
[linux-2.6-block.git] / drivers / nvme / host / pci.c
CommitLineData
b60503ba
MW		 1/*
2 * NVM Express device driver
6eb0d698 3 * Copyright (c) 2011-2014, Intel Corporation.
b60503ba
MW		 4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms and conditions of the GNU General Public License,
7 * version 2, as published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
b60503ba
MW		 13 */
14
8de05535 15#include <linux/bitops.h>
b60503ba 16#include <linux/blkdev.h>
a4aea562 17#include <linux/blk-mq.h>
42f61420 18#include <linux/cpu.h>
fd63e9ce 19#include <linux/delay.h>
b60503ba
MW		 20#include <linux/errno.h>
21#include <linux/fs.h>
22#include <linux/genhd.h>
4cc09e2d 23#include <linux/hdreg.h>
5aff9382 24#include <linux/idr.h>
b60503ba
MW		 25#include <linux/init.h>
26#include <linux/interrupt.h>
27#include <linux/io.h>
28#include <linux/kdev_t.h>
1fa6aead 29#include <linux/kthread.h>
b60503ba 30#include <linux/kernel.h>
a5768aa8 31#include <linux/list_sort.h>
b60503ba
MW		 32#include <linux/mm.h>
33#include <linux/module.h>
34#include <linux/moduleparam.h>
35#include <linux/pci.h>
be7b6275 36#include <linux/poison.h>
c3bfe717 37#include <linux/ptrace.h>
b60503ba
MW		 38#include <linux/sched.h>
39#include <linux/slab.h>
e1e5e564 40#include <linux/t10-pi.h>
b60503ba 41#include <linux/types.h>
1d277a63 42#include <linux/pr.h>
5d0f6131 43#include <scsi/sg.h>
2f8e2c87 44#include <linux/io-64-nonatomic-lo-hi.h>
1d277a63 45#include <asm/unaligned.h>
797a796a 46
9d99a8dd 47#include <uapi/linux/nvme_ioctl.h>
f11bb3e2
CH		 48#include "nvme.h"
49
b3fffdef 50#define NVME_MINORS (1U << MINORBITS)
9d43cf64 51#define NVME_Q_DEPTH 1024
d31af0a3 52#define NVME_AQ_DEPTH 256
b60503ba
MW		 53#define SQ_SIZE(depth) (depth * sizeof(struct nvme_command))
54#define CQ_SIZE(depth) (depth * sizeof(struct nvme_completion))
9d43cf64 55#define ADMIN_TIMEOUT (admin_timeout * HZ)
2484f407 56#define SHUTDOWN_TIMEOUT (shutdown_timeout * HZ)
9d43cf64
KB		 57
58static unsigned char admin_timeout = 60;
59module_param(admin_timeout, byte, 0644);
60MODULE_PARM_DESC(admin_timeout, "timeout in seconds for admin commands");
b60503ba 61
bd67608a
MW		 62unsigned char nvme_io_timeout = 30;
63module_param_named(io_timeout, nvme_io_timeout, byte, 0644);
b355084a 64MODULE_PARM_DESC(io_timeout, "timeout in seconds for I/O");
b60503ba 65
2484f407
DM		 66static unsigned char shutdown_timeout = 5;
67module_param(shutdown_timeout, byte, 0644);
68MODULE_PARM_DESC(shutdown_timeout, "timeout in seconds for controller shutdown");
69
b60503ba
MW		 70static int nvme_major;
71module_param(nvme_major, int, 0);
72
b3fffdef
KB		 73static int nvme_char_major;
74module_param(nvme_char_major, int, 0);
75
58ffacb5
MW		 76static int use_threaded_interrupts;
77module_param(use_threaded_interrupts, int, 0);
78
8ffaadf7
JD		 79static bool use_cmb_sqes = true;
80module_param(use_cmb_sqes, bool, 0644);
81MODULE_PARM_DESC(use_cmb_sqes, "use controller's memory buffer for I/O SQes");
82
1fa6aead
MW		 83static DEFINE_SPINLOCK(dev_list_lock);
84static LIST_HEAD(dev_list);
85static struct task_struct *nvme_thread;
9a6b9458 86static struct workqueue_struct *nvme_workq;
b9afca3e 87static wait_queue_head_t nvme_kthread_wait;
1fa6aead 88
b3fffdef
KB		 89static struct class *nvme_class;
90
90667892 91static int __nvme_reset(struct nvme_dev *dev);
4cc06521 92static int nvme_reset(struct nvme_dev *dev);
a0fa9647 93static void nvme_process_cq(struct nvme_queue *nvmeq);
3cf519b5 94static void nvme_dead_ctrl(struct nvme_dev *dev);
d4b4ff8e 95
4d115420
KB		 96struct async_cmd_info {
97 struct kthread_work work;
98 struct kthread_worker *worker;
a4aea562 99 struct request *req;
4d115420
KB		 100 u32 result;
101 int status;
102 void *ctx;
103};
1fa6aead 104
b60503ba
MW		 105/*
106 * An NVM Express queue. Each device has at least two (one for admin
107 * commands and one for I/O commands).
108 */
109struct nvme_queue {
110 struct device *q_dmadev;
091b6092 111 struct nvme_dev *dev;
3193f07b 112 char irqname[24]; /* nvme4294967295-65535\0 */
b60503ba
MW		 113 spinlock_t q_lock;
114 struct nvme_command *sq_cmds;
8ffaadf7 115 struct nvme_command __iomem *sq_cmds_io;
b60503ba 116 volatile struct nvme_completion *cqes;
42483228 117 struct blk_mq_tags **tags;
b60503ba
MW		 118 dma_addr_t sq_dma_addr;
119 dma_addr_t cq_dma_addr;
b60503ba
MW		 120 u32 __iomem *q_db;
121 u16 q_depth;
6222d172 122 s16 cq_vector;
b60503ba
MW		 123 u16 sq_head;
124 u16 sq_tail;
125 u16 cq_head;
c30341dc 126 u16 qid;
e9539f47
MW		 127 u8 cq_phase;
128 u8 cqe_seen;
4d115420 129 struct async_cmd_info cmdinfo;
b60503ba
MW		 130};
131
132/*
133 * Check we didin't inadvertently grow the command struct
134 */
135static inline void _nvme_check_size(void)
136{
137 BUILD_BUG_ON(sizeof(struct nvme_rw_command) != 64);
138 BUILD_BUG_ON(sizeof(struct nvme_create_cq) != 64);
139 BUILD_BUG_ON(sizeof(struct nvme_create_sq) != 64);
140 BUILD_BUG_ON(sizeof(struct nvme_delete_queue) != 64);
141 BUILD_BUG_ON(sizeof(struct nvme_features) != 64);
f8ebf840 142 BUILD_BUG_ON(sizeof(struct nvme_format_cmd) != 64);
c30341dc 143 BUILD_BUG_ON(sizeof(struct nvme_abort_cmd) != 64);
b60503ba
MW		 144 BUILD_BUG_ON(sizeof(struct nvme_command) != 64);
145 BUILD_BUG_ON(sizeof(struct nvme_id_ctrl) != 4096);
146 BUILD_BUG_ON(sizeof(struct nvme_id_ns) != 4096);
147 BUILD_BUG_ON(sizeof(struct nvme_lba_range_type) != 64);
6ecec745 148 BUILD_BUG_ON(sizeof(struct nvme_smart_log) != 512);
b60503ba
MW		 149}
150
edd10d33 151typedef void (*nvme_completion_fn)(struct nvme_queue *, void *,
c2f5b650
MW		 152 struct nvme_completion *);
153
e85248e5 154struct nvme_cmd_info {
c2f5b650
MW		 155 nvme_completion_fn fn;
156 void *ctx;
c30341dc 157 int aborted;
a4aea562 158 struct nvme_queue *nvmeq;
ac3dd5bd 159 struct nvme_iod iod[0];
e85248e5
MW		 160};
161
ac3dd5bd
JA		 162/*
163 * Max size of iod being embedded in the request payload
164 */
165#define NVME_INT_PAGES 2
166#define NVME_INT_BYTES(dev) (NVME_INT_PAGES * (dev)->page_size)
fda631ff 167#define NVME_INT_MASK 0x01
ac3dd5bd
JA		 168
169/*
170 * Will slightly overestimate the number of pages needed. This is OK
171 * as it only leads to a small amount of wasted memory for the lifetime of
172 * the I/O.
173 */
174static int nvme_npages(unsigned size, struct nvme_dev *dev)
175{
176 unsigned nprps = DIV_ROUND_UP(size + dev->page_size, dev->page_size);
177 return DIV_ROUND_UP(8 * nprps, PAGE_SIZE - 8);
178}
179
180static unsigned int nvme_cmd_size(struct nvme_dev *dev)
181{
182 unsigned int ret = sizeof(struct nvme_cmd_info);
183
184 ret += sizeof(struct nvme_iod);
185 ret += sizeof(__le64 *) * nvme_npages(NVME_INT_BYTES(dev), dev);
186 ret += sizeof(struct scatterlist) * NVME_INT_PAGES;
187
188 return ret;
189}
190
a4aea562
MB		 191static int nvme_admin_init_hctx(struct blk_mq_hw_ctx *hctx, void *data,
192 unsigned int hctx_idx)
e85248e5 193{
a4aea562
MB		 194 struct nvme_dev *dev = data;
195 struct nvme_queue *nvmeq = dev->queues[0];
196
42483228
KB		 197 WARN_ON(hctx_idx != 0);
198 WARN_ON(dev->admin_tagset.tags[0] != hctx->tags);
199 WARN_ON(nvmeq->tags);
200
a4aea562 201 hctx->driver_data = nvmeq;
42483228 202 nvmeq->tags = &dev->admin_tagset.tags[0];
a4aea562 203 return 0;
e85248e5
MW		 204}
205
4af0e21c
KB		 206static void nvme_admin_exit_hctx(struct blk_mq_hw_ctx *hctx, unsigned int hctx_idx)
207{
208 struct nvme_queue *nvmeq = hctx->driver_data;
209
210 nvmeq->tags = NULL;
211}
212
a4aea562
MB		 213static int nvme_admin_init_request(void *data, struct request *req,
214 unsigned int hctx_idx, unsigned int rq_idx,
215 unsigned int numa_node)
22404274 216{
a4aea562
MB		 217 struct nvme_dev *dev = data;
218 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(req);
219 struct nvme_queue *nvmeq = dev->queues[0];
220
221 BUG_ON(!nvmeq);
222 cmd->nvmeq = nvmeq;
223 return 0;
22404274
KB		 224}
225
a4aea562
MB		 226static int nvme_init_hctx(struct blk_mq_hw_ctx *hctx, void *data,
227 unsigned int hctx_idx)
b60503ba 228{
a4aea562 229 struct nvme_dev *dev = data;
42483228 230 struct nvme_queue *nvmeq = dev->queues[hctx_idx + 1];
a4aea562 231
42483228
KB		 232 if (!nvmeq->tags)
233 nvmeq->tags = &dev->tagset.tags[hctx_idx];
b60503ba 234
42483228 235 WARN_ON(dev->tagset.tags[hctx_idx] != hctx->tags);
a4aea562
MB		 236 hctx->driver_data = nvmeq;
237 return 0;
b60503ba
MW		 238}
239
a4aea562
MB		 240static int nvme_init_request(void *data, struct request *req,
241 unsigned int hctx_idx, unsigned int rq_idx,
242 unsigned int numa_node)
b60503ba 243{
a4aea562
MB		 244 struct nvme_dev *dev = data;
245 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(req);
246 struct nvme_queue *nvmeq = dev->queues[hctx_idx + 1];
247
248 BUG_ON(!nvmeq);
249 cmd->nvmeq = nvmeq;
250 return 0;
251}
252
253static void nvme_set_info(struct nvme_cmd_info *cmd, void *ctx,
254 nvme_completion_fn handler)
255{
256 cmd->fn = handler;
257 cmd->ctx = ctx;
258 cmd->aborted = 0;
c917dfe5 259 blk_mq_start_request(blk_mq_rq_from_pdu(cmd));
b60503ba
MW		 260}
261
ac3dd5bd
JA		 262static void *iod_get_private(struct nvme_iod *iod)
263{
264 return (void *) (iod->private & ~0x1UL);
265}
266
267/*
268 * If bit 0 is set, the iod is embedded in the request payload.
269 */
270static bool iod_should_kfree(struct nvme_iod *iod)
271{
fda631ff 272 return (iod->private & NVME_INT_MASK) == 0;
ac3dd5bd
JA		 273}
274
c2f5b650
MW		 275/* Special values must be less than 0x1000 */
276#define CMD_CTX_BASE ((void *)POISON_POINTER_DELTA)
d2d87034
MW		 277#define CMD_CTX_CANCELLED (0x30C + CMD_CTX_BASE)
278#define CMD_CTX_COMPLETED (0x310 + CMD_CTX_BASE)
279#define CMD_CTX_INVALID (0x314 + CMD_CTX_BASE)
be7b6275 280
edd10d33 281static void special_completion(struct nvme_queue *nvmeq, void *ctx,
c2f5b650
MW		 282 struct nvme_completion *cqe)
283{
284 if (ctx == CMD_CTX_CANCELLED)
285 return;
c2f5b650 286 if (ctx == CMD_CTX_COMPLETED) {
edd10d33 287 dev_warn(nvmeq->q_dmadev,
c2f5b650
MW		 288 "completed id %d twice on queue %d\n",
289 cqe->command_id, le16_to_cpup(&cqe->sq_id));
290 return;
291 }
292 if (ctx == CMD_CTX_INVALID) {
edd10d33 293 dev_warn(nvmeq->q_dmadev,
c2f5b650
MW		 294 "invalid id %d completed on queue %d\n",
295 cqe->command_id, le16_to_cpup(&cqe->sq_id));
296 return;
297 }
edd10d33 298 dev_warn(nvmeq->q_dmadev, "Unknown special completion %p\n", ctx);
c2f5b650
MW		 299}
300
a4aea562 301static void *cancel_cmd_info(struct nvme_cmd_info *cmd, nvme_completion_fn *fn)
b60503ba 302{
c2f5b650 303 void *ctx;
b60503ba 304
859361a2 305 if (fn)
a4aea562
MB		 306 *fn = cmd->fn;
307 ctx = cmd->ctx;
308 cmd->fn = special_completion;
309 cmd->ctx = CMD_CTX_CANCELLED;
c2f5b650 310 return ctx;
b60503ba
MW		 311}
312
a4aea562
MB		 313static void async_req_completion(struct nvme_queue *nvmeq, void *ctx,
314 struct nvme_completion *cqe)
3c0cf138 315{
a4aea562
MB		 316 u32 result = le32_to_cpup(&cqe->result);
317 u16 status = le16_to_cpup(&cqe->status) >> 1;
318
319 if (status == NVME_SC_SUCCESS || status == NVME_SC_ABORT_REQ)
320 ++nvmeq->dev->event_limit;
a5768aa8
KB		 321 if (status != NVME_SC_SUCCESS)
322 return;
323
324 switch (result & 0xff07) {
325 case NVME_AER_NOTICE_NS_CHANGED:
326 dev_info(nvmeq->q_dmadev, "rescanning\n");
327 schedule_work(&nvmeq->dev->scan_work);
328 default:
329 dev_warn(nvmeq->q_dmadev, "async event result %08x\n", result);
330 }
b60503ba
MW		 331}
332
a4aea562
MB		 333static void abort_completion(struct nvme_queue *nvmeq, void *ctx,
334 struct nvme_completion *cqe)
5a92e700 335{
a4aea562
MB		 336 struct request *req = ctx;
337
338 u16 status = le16_to_cpup(&cqe->status) >> 1;
339 u32 result = le32_to_cpup(&cqe->result);
a51afb54 340
42483228 341 blk_mq_free_request(req);
a51afb54 342
a4aea562
MB		 343 dev_warn(nvmeq->q_dmadev, "Abort status:%x result:%x", status, result);
344 ++nvmeq->dev->abort_limit;
5a92e700
KB		 345}
346
a4aea562
MB		 347static void async_completion(struct nvme_queue *nvmeq, void *ctx,
348 struct nvme_completion *cqe)
b60503ba 349{
a4aea562
MB		 350 struct async_cmd_info *cmdinfo = ctx;
351 cmdinfo->result = le32_to_cpup(&cqe->result);
352 cmdinfo->status = le16_to_cpup(&cqe->status) >> 1;
353 queue_kthread_work(cmdinfo->worker, &cmdinfo->work);
42483228 354 blk_mq_free_request(cmdinfo->req);
b60503ba
MW		 355}
356
a4aea562
MB		 357static inline struct nvme_cmd_info *get_cmd_from_tag(struct nvme_queue *nvmeq,
358 unsigned int tag)
b60503ba 359{
42483228 360 struct request *req = blk_mq_tag_to_rq(*nvmeq->tags, tag);
a51afb54 361
a4aea562 362 return blk_mq_rq_to_pdu(req);
4f5099af
KB		 363}
364
a4aea562
MB		 365/*
366 * Called with local interrupts disabled and the q_lock held. May not sleep.
367 */
368static void *nvme_finish_cmd(struct nvme_queue *nvmeq, int tag,
369 nvme_completion_fn *fn)
4f5099af 370{
a4aea562
MB		 371 struct nvme_cmd_info *cmd = get_cmd_from_tag(nvmeq, tag);
372 void *ctx;
373 if (tag >= nvmeq->q_depth) {
374 *fn = special_completion;
375 return CMD_CTX_INVALID;
376 }
377 if (fn)
378 *fn = cmd->fn;
379 ctx = cmd->ctx;
380 cmd->fn = special_completion;
381 cmd->ctx = CMD_CTX_COMPLETED;
382 return ctx;
b60503ba
MW		 383}
384
385/**
714a7a22 386 * nvme_submit_cmd() - Copy a command into a queue and ring the doorbell
b60503ba
MW		 387 * @nvmeq: The queue to use
388 * @cmd: The command to send
389 *
390 * Safe to use from interrupt context
391 */
e3f879bf
SB		 392static void __nvme_submit_cmd(struct nvme_queue *nvmeq,
393 struct nvme_command *cmd)
b60503ba 394{
a4aea562
MB		 395 u16 tail = nvmeq->sq_tail;
396
8ffaadf7
JD		 397 if (nvmeq->sq_cmds_io)
398 memcpy_toio(&nvmeq->sq_cmds_io[tail], cmd, sizeof(*cmd));
399 else
400 memcpy(&nvmeq->sq_cmds[tail], cmd, sizeof(*cmd));
401
b60503ba
MW		 402 if (++tail == nvmeq->q_depth)
403 tail = 0;
7547881d 404 writel(tail, nvmeq->q_db);
b60503ba 405 nvmeq->sq_tail = tail;
b60503ba
MW		 406}
407
e3f879bf 408static void nvme_submit_cmd(struct nvme_queue *nvmeq, struct nvme_command *cmd)
a4aea562
MB		 409{
410 unsigned long flags;
a4aea562 411 spin_lock_irqsave(&nvmeq->q_lock, flags);
e3f879bf 412 __nvme_submit_cmd(nvmeq, cmd);
a4aea562 413 spin_unlock_irqrestore(&nvmeq->q_lock, flags);
a4aea562
MB		 414}
415
eca18b23 416static __le64 **iod_list(struct nvme_iod *iod)
e025344c 417{
eca18b23 418 return ((void *)iod) + iod->offset;
e025344c
SMM		 419}
420
ac3dd5bd
JA		 421static inline void iod_init(struct nvme_iod *iod, unsigned nbytes,
422 unsigned nseg, unsigned long private)
eca18b23 423{
ac3dd5bd
JA		 424 iod->private = private;
425 iod->offset = offsetof(struct nvme_iod, sg[nseg]);
426 iod->npages = -1;
427 iod->length = nbytes;
428 iod->nents = 0;
eca18b23 429}
b60503ba 430
eca18b23 431static struct nvme_iod *
ac3dd5bd
JA		 432__nvme_alloc_iod(unsigned nseg, unsigned bytes, struct nvme_dev *dev,
433 unsigned long priv, gfp_t gfp)
b60503ba 434{
eca18b23 435 struct nvme_iod *iod = kmalloc(sizeof(struct nvme_iod) +
ac3dd5bd 436 sizeof(__le64 *) * nvme_npages(bytes, dev) +
eca18b23
MW		 437 sizeof(struct scatterlist) * nseg, gfp);
438
ac3dd5bd
JA		 439 if (iod)
440 iod_init(iod, bytes, nseg, priv);
eca18b23
MW		 441
442 return iod;
b60503ba
MW		 443}
444
ac3dd5bd
JA		 445static struct nvme_iod *nvme_alloc_iod(struct request *rq, struct nvme_dev *dev,
446 gfp_t gfp)
447{
448 unsigned size = !(rq->cmd_flags & REQ_DISCARD) ? blk_rq_bytes(rq) :
449 sizeof(struct nvme_dsm_range);
ac3dd5bd
JA		 450 struct nvme_iod *iod;
451
452 if (rq->nr_phys_segments <= NVME_INT_PAGES &&
453 size <= NVME_INT_BYTES(dev)) {
454 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(rq);
455
456 iod = cmd->iod;
ac3dd5bd 457 iod_init(iod, size, rq->nr_phys_segments,
fda631ff 458 (unsigned long) rq | NVME_INT_MASK);
ac3dd5bd
JA		 459 return iod;
460 }
461
462 return __nvme_alloc_iod(rq->nr_phys_segments, size, dev,
463 (unsigned long) rq, gfp);
464}
465
d29ec824 466static void nvme_free_iod(struct nvme_dev *dev, struct nvme_iod *iod)
b60503ba 467{
1d090624 468 const int last_prp = dev->page_size / 8 - 1;
eca18b23
MW		 469 int i;
470 __le64 **list = iod_list(iod);
471 dma_addr_t prp_dma = iod->first_dma;
472
473 if (iod->npages == 0)
474 dma_pool_free(dev->prp_small_pool, list[0], prp_dma);
475 for (i = 0; i < iod->npages; i++) {
476 __le64 *prp_list = list[i];
477 dma_addr_t next_prp_dma = le64_to_cpu(prp_list[last_prp]);
478 dma_pool_free(dev->prp_page_pool, prp_list, prp_dma);
479 prp_dma = next_prp_dma;
480 }
ac3dd5bd
JA		 481
482 if (iod_should_kfree(iod))
483 kfree(iod);
b60503ba
MW		 484}
485
b4ff9c8d
KB		 486static int nvme_error_status(u16 status)
487{
488 switch (status & 0x7ff) {
489 case NVME_SC_SUCCESS:
490 return 0;
491 case NVME_SC_CAP_EXCEEDED:
492 return -ENOSPC;
493 default:
494 return -EIO;
495 }
496}
497
52b68d7e 498#ifdef CONFIG_BLK_DEV_INTEGRITY
e1e5e564
KB		 499static void nvme_dif_prep(u32 p, u32 v, struct t10_pi_tuple *pi)
500{
501 if (be32_to_cpu(pi->ref_tag) == v)
502 pi->ref_tag = cpu_to_be32(p);
503}
504
505static void nvme_dif_complete(u32 p, u32 v, struct t10_pi_tuple *pi)
506{
507 if (be32_to_cpu(pi->ref_tag) == p)
508 pi->ref_tag = cpu_to_be32(v);
509}
510
511/**
512 * nvme_dif_remap - remaps ref tags to bip seed and physical lba
513 *
514 * The virtual start sector is the one that was originally submitted by the
515 * block layer. Due to partitioning, MD/DM cloning, etc. the actual physical
516 * start sector may be different. Remap protection information to match the
517 * physical LBA on writes, and back to the original seed on reads.
518 *
519 * Type 0 and 3 do not have a ref tag, so no remapping required.
520 */
521static void nvme_dif_remap(struct request *req,
522 void (*dif_swap)(u32 p, u32 v, struct t10_pi_tuple *pi))
523{
524 struct nvme_ns *ns = req->rq_disk->private_data;
525 struct bio_integrity_payload *bip;
526 struct t10_pi_tuple *pi;
527 void *p, *pmap;
528 u32 i, nlb, ts, phys, virt;
529
530 if (!ns->pi_type || ns->pi_type == NVME_NS_DPS_PI_TYPE3)
531 return;
532
533 bip = bio_integrity(req->bio);
534 if (!bip)
535 return;
536
537 pmap = kmap_atomic(bip->bip_vec->bv_page) + bip->bip_vec->bv_offset;
e1e5e564
KB		 538
539 p = pmap;
540 virt = bip_get_seed(bip);
541 phys = nvme_block_nr(ns, blk_rq_pos(req));
542 nlb = (blk_rq_bytes(req) >> ns->lba_shift);
ac6fc48c 543 ts = ns->disk->queue->integrity.tuple_size;
e1e5e564
KB		 544
545 for (i = 0; i < nlb; i++, virt++, phys++) {
546 pi = (struct t10_pi_tuple *)p;
547 dif_swap(phys, virt, pi);
548 p += ts;
549 }
550 kunmap_atomic(pmap);
551}
552
52b68d7e
KB		 553static void nvme_init_integrity(struct nvme_ns *ns)
554{
555 struct blk_integrity integrity;
556
557 switch (ns->pi_type) {
558 case NVME_NS_DPS_PI_TYPE3:
0f8087ec 559 integrity.profile = &t10_pi_type3_crc;
52b68d7e
KB		 560 break;
561 case NVME_NS_DPS_PI_TYPE1:
562 case NVME_NS_DPS_PI_TYPE2:
0f8087ec 563 integrity.profile = &t10_pi_type1_crc;
52b68d7e
KB		 564 break;
565 default:
4125a09b 566 integrity.profile = NULL;
52b68d7e
KB		 567 break;
568 }
569 integrity.tuple_size = ns->ms;
570 blk_integrity_register(ns->disk, &integrity);
571 blk_queue_max_integrity_segments(ns->queue, 1);
572}
573#else /* CONFIG_BLK_DEV_INTEGRITY */
574static void nvme_dif_remap(struct request *req,
575 void (*dif_swap)(u32 p, u32 v, struct t10_pi_tuple *pi))
576{
577}
578static void nvme_dif_prep(u32 p, u32 v, struct t10_pi_tuple *pi)
579{
580}
581static void nvme_dif_complete(u32 p, u32 v, struct t10_pi_tuple *pi)
582{
583}
584static void nvme_init_integrity(struct nvme_ns *ns)
585{
586}
587#endif
588
a4aea562 589static void req_completion(struct nvme_queue *nvmeq, void *ctx,
b60503ba
MW		 590 struct nvme_completion *cqe)
591{
eca18b23 592 struct nvme_iod *iod = ctx;
ac3dd5bd 593 struct request *req = iod_get_private(iod);
a4aea562 594 struct nvme_cmd_info *cmd_rq = blk_mq_rq_to_pdu(req);
b60503ba 595 u16 status = le16_to_cpup(&cqe->status) >> 1;
0dfc70c3 596 bool requeue = false;
81c04b94 597 int error = 0;
b60503ba 598
edd10d33 599 if (unlikely(status)) {
a4aea562
MB		 600 if (!(status & NVME_SC_DNR || blk_noretry_request(req))
601 && (jiffies - req->start_time) < req->timeout) {
c9d3bf88
KB		 602 unsigned long flags;
603
0dfc70c3 604 requeue = true;
a4aea562 605 blk_mq_requeue_request(req);
c9d3bf88
KB		 606 spin_lock_irqsave(req->q->queue_lock, flags);
607 if (!blk_queue_stopped(req->q))
608 blk_mq_kick_requeue_list(req->q);
609 spin_unlock_irqrestore(req->q->queue_lock, flags);
0dfc70c3 610 goto release_iod;
edd10d33 611 }
f4829a9b 612
d29ec824 613 if (req->cmd_type == REQ_TYPE_DRV_PRIV) {
17188bb4 614 if (cmd_rq->ctx == CMD_CTX_CANCELLED)
81c04b94
CH		 615 error = -EINTR;
616 else
617 error = status;
d29ec824 618 } else {
81c04b94 619 error = nvme_error_status(status);
d29ec824 620 }
f4829a9b
CH		 621 }
622
a0a931d6
KB		 623 if (req->cmd_type == REQ_TYPE_DRV_PRIV) {
624 u32 result = le32_to_cpup(&cqe->result);
625 req->special = (void *)(uintptr_t)result;
626 }
a4aea562
MB		 627
628 if (cmd_rq->aborted)
e75ec752 629 dev_warn(nvmeq->dev->dev,
a4aea562 630 "completing aborted command with status:%04x\n",
81c04b94 631 error);
a4aea562 632
0dfc70c3 633release_iod:
e1e5e564 634 if (iod->nents) {
e75ec752 635 dma_unmap_sg(nvmeq->dev->dev, iod->sg, iod->nents,
a4aea562 636 rq_data_dir(req) ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
e1e5e564
KB		 637 if (blk_integrity_rq(req)) {
638 if (!rq_data_dir(req))
639 nvme_dif_remap(req, nvme_dif_complete);
e75ec752 640 dma_unmap_sg(nvmeq->dev->dev, iod->meta_sg, 1,
e1e5e564
KB		 641 rq_data_dir(req) ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
642 }
643 }
edd10d33 644 nvme_free_iod(nvmeq->dev, iod);
3291fa57 645
0dfc70c3
KB		 646 if (likely(!requeue))
647 blk_mq_complete_request(req, error);
b60503ba
MW		 648}
649
184d2944 650/* length is in bytes. gfp flags indicates whether we may sleep. */
d29ec824
CH		 651static int nvme_setup_prps(struct nvme_dev *dev, struct nvme_iod *iod,
652 int total_len, gfp_t gfp)
ff22b54f 653{
99802a7a 654 struct dma_pool *pool;
eca18b23
MW		 655 int length = total_len;
656 struct scatterlist *sg = iod->sg;
ff22b54f
MW		 657 int dma_len = sg_dma_len(sg);
658 u64 dma_addr = sg_dma_address(sg);
f137e0f1
MI		 659 u32 page_size = dev->page_size;
660 int offset = dma_addr & (page_size - 1);
e025344c 661 __le64 *prp_list;
eca18b23 662 __le64 **list = iod_list(iod);
e025344c 663 dma_addr_t prp_dma;
eca18b23 664 int nprps, i;
ff22b54f 665
1d090624 666 length -= (page_size - offset);
ff22b54f 667 if (length <= 0)
eca18b23 668 return total_len;
ff22b54f 669
1d090624 670 dma_len -= (page_size - offset);
ff22b54f 671 if (dma_len) {
1d090624 672 dma_addr += (page_size - offset);
ff22b54f
MW		 673 } else {
674 sg = sg_next(sg);
675 dma_addr = sg_dma_address(sg);
676 dma_len = sg_dma_len(sg);
677 }
678
1d090624 679 if (length <= page_size) {
edd10d33 680 iod->first_dma = dma_addr;
eca18b23 681 return total_len;
e025344c
SMM		 682 }
683
1d090624 684 nprps = DIV_ROUND_UP(length, page_size);
99802a7a
MW		 685 if (nprps <= (256 / 8)) {
686 pool = dev->prp_small_pool;
eca18b23 687 iod->npages = 0;
99802a7a
MW		 688 } else {
689 pool = dev->prp_page_pool;
eca18b23 690 iod->npages = 1;
99802a7a
MW		 691 }
692
b77954cb
MW		 693 prp_list = dma_pool_alloc(pool, gfp, &prp_dma);
694 if (!prp_list) {
edd10d33 695 iod->first_dma = dma_addr;
eca18b23 696 iod->npages = -1;
1d090624 697 return (total_len - length) + page_size;
b77954cb 698 }
eca18b23
MW		 699 list[0] = prp_list;
700 iod->first_dma = prp_dma;
e025344c
SMM		 701 i = 0;
702 for (;;) {
1d090624 703 if (i == page_size >> 3) {
e025344c 704 __le64 *old_prp_list = prp_list;
b77954cb 705 prp_list = dma_pool_alloc(pool, gfp, &prp_dma);
eca18b23
MW		 706 if (!prp_list)
707 return total_len - length;
708 list[iod->npages++] = prp_list;
7523d834
MW		 709 prp_list[0] = old_prp_list[i - 1];
710 old_prp_list[i - 1] = cpu_to_le64(prp_dma);
711 i = 1;
e025344c
SMM		 712 }
713 prp_list[i++] = cpu_to_le64(dma_addr);
1d090624
KB		 714 dma_len -= page_size;
715 dma_addr += page_size;
716 length -= page_size;
e025344c
SMM		 717 if (length <= 0)
718 break;
719 if (dma_len > 0)
720 continue;
721 BUG_ON(dma_len < 0);
722 sg = sg_next(sg);
723 dma_addr = sg_dma_address(sg);
724 dma_len = sg_dma_len(sg);
ff22b54f
MW		 725 }
726
eca18b23 727 return total_len;
ff22b54f
MW		 728}
729
d29ec824
CH		 730static void nvme_submit_priv(struct nvme_queue *nvmeq, struct request *req,
731 struct nvme_iod *iod)
732{
498c4394 733 struct nvme_command cmnd;
d29ec824 734
498c4394
JD		 735 memcpy(&cmnd, req->cmd, sizeof(cmnd));
736 cmnd.rw.command_id = req->tag;
d29ec824 737 if (req->nr_phys_segments) {
498c4394
JD		 738 cmnd.rw.prp1 = cpu_to_le64(sg_dma_address(iod->sg));
739 cmnd.rw.prp2 = cpu_to_le64(iod->first_dma);
d29ec824
CH		 740 }
741
498c4394 742 __nvme_submit_cmd(nvmeq, &cmnd);
d29ec824
CH		 743}
744
a4aea562
MB		 745/*
746 * We reuse the small pool to allocate the 16-byte range here as it is not
747 * worth having a special pool for these or additional cases to handle freeing
748 * the iod.
749 */
750static void nvme_submit_discard(struct nvme_queue *nvmeq, struct nvme_ns *ns,
751 struct request *req, struct nvme_iod *iod)
0e5e4f0e 752{
edd10d33
KB		 753 struct nvme_dsm_range *range =
754 (struct nvme_dsm_range *)iod_list(iod)[0];
498c4394 755 struct nvme_command cmnd;
0e5e4f0e 756
0e5e4f0e 757 range->cattr = cpu_to_le32(0);
a4aea562
MB		 758 range->nlb = cpu_to_le32(blk_rq_bytes(req) >> ns->lba_shift);
759 range->slba = cpu_to_le64(nvme_block_nr(ns, blk_rq_pos(req)));
0e5e4f0e 760
498c4394
JD		 761 memset(&cmnd, 0, sizeof(cmnd));
762 cmnd.dsm.opcode = nvme_cmd_dsm;
763 cmnd.dsm.command_id = req->tag;
764 cmnd.dsm.nsid = cpu_to_le32(ns->ns_id);
765 cmnd.dsm.prp1 = cpu_to_le64(iod->first_dma);
766 cmnd.dsm.nr = 0;
767 cmnd.dsm.attributes = cpu_to_le32(NVME_DSMGMT_AD);
0e5e4f0e 768
498c4394 769 __nvme_submit_cmd(nvmeq, &cmnd);
0e5e4f0e
KB		 770}
771
a4aea562 772static void nvme_submit_flush(struct nvme_queue *nvmeq, struct nvme_ns *ns,
00df5cb4
MW		 773 int cmdid)
774{
498c4394 775 struct nvme_command cmnd;
00df5cb4 776
498c4394
JD		 777 memset(&cmnd, 0, sizeof(cmnd));
778 cmnd.common.opcode = nvme_cmd_flush;
779 cmnd.common.command_id = cmdid;
780 cmnd.common.nsid = cpu_to_le32(ns->ns_id);
00df5cb4 781
498c4394 782 __nvme_submit_cmd(nvmeq, &cmnd);
00df5cb4
MW		 783}
784
a4aea562
MB		 785static int nvme_submit_iod(struct nvme_queue *nvmeq, struct nvme_iod *iod,
786 struct nvme_ns *ns)
b60503ba 787{
ac3dd5bd 788 struct request *req = iod_get_private(iod);
498c4394 789 struct nvme_command cmnd;
a4aea562
MB		 790 u16 control = 0;
791 u32 dsmgmt = 0;
00df5cb4 792
a4aea562 793 if (req->cmd_flags & REQ_FUA)
b60503ba 794 control |= NVME_RW_FUA;
a4aea562 795 if (req->cmd_flags & (REQ_FAILFAST_DEV | REQ_RAHEAD))
b60503ba
MW		 796 control |= NVME_RW_LR;
797
a4aea562 798 if (req->cmd_flags & REQ_RAHEAD)
b60503ba
MW		 799 dsmgmt |= NVME_RW_DSM_FREQ_PREFETCH;
800
498c4394
JD		 801 memset(&cmnd, 0, sizeof(cmnd));
802 cmnd.rw.opcode = (rq_data_dir(req) ? nvme_cmd_write : nvme_cmd_read);
803 cmnd.rw.command_id = req->tag;
804 cmnd.rw.nsid = cpu_to_le32(ns->ns_id);
805 cmnd.rw.prp1 = cpu_to_le64(sg_dma_address(iod->sg));
806 cmnd.rw.prp2 = cpu_to_le64(iod->first_dma);
807 cmnd.rw.slba = cpu_to_le64(nvme_block_nr(ns, blk_rq_pos(req)));
808 cmnd.rw.length = cpu_to_le16((blk_rq_bytes(req) >> ns->lba_shift) - 1);
b60503ba 809
e19b127f 810 if (ns->ms) {
e1e5e564
KB		 811 switch (ns->pi_type) {
812 case NVME_NS_DPS_PI_TYPE3:
813 control |= NVME_RW_PRINFO_PRCHK_GUARD;
814 break;
815 case NVME_NS_DPS_PI_TYPE1:
816 case NVME_NS_DPS_PI_TYPE2:
817 control |= NVME_RW_PRINFO_PRCHK_GUARD |
818 NVME_RW_PRINFO_PRCHK_REF;
498c4394 819 cmnd.rw.reftag = cpu_to_le32(
e1e5e564
KB		 820 nvme_block_nr(ns, blk_rq_pos(req)));
821 break;
822 }
e19b127f
AP		 823 if (blk_integrity_rq(req))
824 cmnd.rw.metadata =
825 cpu_to_le64(sg_dma_address(iod->meta_sg));
826 else
827 control |= NVME_RW_PRINFO_PRACT;
828 }
e1e5e564 829
498c4394
JD		 830 cmnd.rw.control = cpu_to_le16(control);
831 cmnd.rw.dsmgmt = cpu_to_le32(dsmgmt);
b60503ba 832
498c4394 833 __nvme_submit_cmd(nvmeq, &cmnd);
b60503ba 834
1974b1ae 835 return 0;
edd10d33
KB		 836}
837
d29ec824
CH		 838/*
839 * NOTE: ns is NULL when called on the admin queue.
840 */
a4aea562
MB		 841static int nvme_queue_rq(struct blk_mq_hw_ctx *hctx,
842 const struct blk_mq_queue_data *bd)
edd10d33 843{
a4aea562
MB		 844 struct nvme_ns *ns = hctx->queue->queuedata;
845 struct nvme_queue *nvmeq = hctx->driver_data;
d29ec824 846 struct nvme_dev *dev = nvmeq->dev;
a4aea562
MB		 847 struct request *req = bd->rq;
848 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(req);
edd10d33 849 struct nvme_iod *iod;
a4aea562 850 enum dma_data_direction dma_dir;
edd10d33 851
e1e5e564
KB		 852 /*
853 * If formated with metadata, require the block layer provide a buffer
854 * unless this namespace is formated such that the metadata can be
855 * stripped/generated by the controller with PRACT=1.
856 */
d29ec824 857 if (ns && ns->ms && !blk_integrity_rq(req)) {
71feb364
KB		 858 if (!(ns->pi_type && ns->ms == 8) &&
859 req->cmd_type != REQ_TYPE_DRV_PRIV) {
f4829a9b 860 blk_mq_complete_request(req, -EFAULT);
e1e5e564
KB		 861 return BLK_MQ_RQ_QUEUE_OK;
862 }
863 }
864
d29ec824 865 iod = nvme_alloc_iod(req, dev, GFP_ATOMIC);
edd10d33 866 if (!iod)
fe54303e 867 return BLK_MQ_RQ_QUEUE_BUSY;
a4aea562 868
a4aea562 869 if (req->cmd_flags & REQ_DISCARD) {
edd10d33
KB		 870 void *range;
871 /*
872 * We reuse the small pool to allocate the 16-byte range here
873 * as it is not worth having a special pool for these or
874 * additional cases to handle freeing the iod.
875 */
d29ec824 876 range = dma_pool_alloc(dev->prp_small_pool, GFP_ATOMIC,
edd10d33 877 &iod->first_dma);
a4aea562 878 if (!range)
fe54303e 879 goto retry_cmd;
edd10d33
KB		 880 iod_list(iod)[0] = (__le64 *)range;
881 iod->npages = 0;
ac3dd5bd 882 } else if (req->nr_phys_segments) {
a4aea562
MB		 883 dma_dir = rq_data_dir(req) ? DMA_TO_DEVICE : DMA_FROM_DEVICE;
884
ac3dd5bd 885 sg_init_table(iod->sg, req->nr_phys_segments);
a4aea562 886 iod->nents = blk_rq_map_sg(req->q, req, iod->sg);
fe54303e
JA		 887 if (!iod->nents)
888 goto error_cmd;
a4aea562
MB		 889
890 if (!dma_map_sg(nvmeq->q_dmadev, iod->sg, iod->nents, dma_dir))
fe54303e 891 goto retry_cmd;
a4aea562 892
fe54303e 893 if (blk_rq_bytes(req) !=
d29ec824
CH		 894 nvme_setup_prps(dev, iod, blk_rq_bytes(req), GFP_ATOMIC)) {
895 dma_unmap_sg(dev->dev, iod->sg, iod->nents, dma_dir);
fe54303e
JA		 896 goto retry_cmd;
897 }
e1e5e564
KB		 898 if (blk_integrity_rq(req)) {
899 if (blk_rq_count_integrity_sg(req->q, req->bio) != 1)
900 goto error_cmd;
901
902 sg_init_table(iod->meta_sg, 1);
903 if (blk_rq_map_integrity_sg(
904 req->q, req->bio, iod->meta_sg) != 1)
905 goto error_cmd;
906
907 if (rq_data_dir(req))
908 nvme_dif_remap(req, nvme_dif_prep);
909
910 if (!dma_map_sg(nvmeq->q_dmadev, iod->meta_sg, 1, dma_dir))
911 goto error_cmd;
912 }
edd10d33 913 }
1974b1ae 914
9af8785a 915 nvme_set_info(cmd, iod, req_completion);
a4aea562 916 spin_lock_irq(&nvmeq->q_lock);
d29ec824
CH		 917 if (req->cmd_type == REQ_TYPE_DRV_PRIV)
918 nvme_submit_priv(nvmeq, req, iod);
919 else if (req->cmd_flags & REQ_DISCARD)
a4aea562
MB		 920 nvme_submit_discard(nvmeq, ns, req, iod);
921 else if (req->cmd_flags & REQ_FLUSH)
922 nvme_submit_flush(nvmeq, ns, req->tag);
923 else
924 nvme_submit_iod(nvmeq, iod, ns);
925
926 nvme_process_cq(nvmeq);
927 spin_unlock_irq(&nvmeq->q_lock);
928 return BLK_MQ_RQ_QUEUE_OK;
929
fe54303e 930 error_cmd:
d29ec824 931 nvme_free_iod(dev, iod);
fe54303e
JA		 932 return BLK_MQ_RQ_QUEUE_ERROR;
933 retry_cmd:
d29ec824 934 nvme_free_iod(dev, iod);
fe54303e 935 return BLK_MQ_RQ_QUEUE_BUSY;
b60503ba
MW		 936}
937
a0fa9647 938static void __nvme_process_cq(struct nvme_queue *nvmeq, unsigned int *tag)
b60503ba 939{
82123460 940 u16 head, phase;
b60503ba 941
b60503ba 942 head = nvmeq->cq_head;
82123460 943 phase = nvmeq->cq_phase;
b60503ba
MW		 944
945 for (;;) {
c2f5b650
MW		 946 void *ctx;
947 nvme_completion_fn fn;
b60503ba 948 struct nvme_completion cqe = nvmeq->cqes[head];
82123460 949 if ((le16_to_cpu(cqe.status) & 1) != phase)
b60503ba
MW		 950 break;
951 nvmeq->sq_head = le16_to_cpu(cqe.sq_head);
952 if (++head == nvmeq->q_depth) {
953 head = 0;
82123460 954 phase = !phase;
b60503ba 955 }
a0fa9647
JA		 956 if (tag && *tag == cqe.command_id)
957 *tag = -1;
a4aea562 958 ctx = nvme_finish_cmd(nvmeq, cqe.command_id, &fn);
edd10d33 959 fn(nvmeq, ctx, &cqe);
b60503ba
MW		 960 }
961
962 /* If the controller ignores the cq head doorbell and continuously
963 * writes to the queue, it is theoretically possible to wrap around
964 * the queue twice and mistakenly return IRQ_NONE. Linux only
965 * requires that 0.1% of your interrupts are handled, so this isn't
966 * a big problem.
967 */
82123460 968 if (head == nvmeq->cq_head && phase == nvmeq->cq_phase)
a0fa9647 969 return;
b60503ba 970
604e8c8d
KB		 971 if (likely(nvmeq->cq_vector >= 0))
972 writel(head, nvmeq->q_db + nvmeq->dev->db_stride);
b60503ba 973 nvmeq->cq_head = head;
82123460 974 nvmeq->cq_phase = phase;
b60503ba 975
e9539f47 976 nvmeq->cqe_seen = 1;
a0fa9647
JA		 977}
978
979static void nvme_process_cq(struct nvme_queue *nvmeq)
980{
981 __nvme_process_cq(nvmeq, NULL);
b60503ba
MW		 982}
983
984static irqreturn_t nvme_irq(int irq, void *data)
58ffacb5
MW		 985{
986 irqreturn_t result;
987 struct nvme_queue *nvmeq = data;
988 spin_lock(&nvmeq->q_lock);
e9539f47
MW		 989 nvme_process_cq(nvmeq);
990 result = nvmeq->cqe_seen ? IRQ_HANDLED : IRQ_NONE;
991 nvmeq->cqe_seen = 0;
58ffacb5
MW		 992 spin_unlock(&nvmeq->q_lock);
993 return result;
994}
995
996static irqreturn_t nvme_irq_check(int irq, void *data)
997{
998 struct nvme_queue *nvmeq = data;
999 struct nvme_completion cqe = nvmeq->cqes[nvmeq->cq_head];
1000 if ((le16_to_cpu(cqe.status) & 1) != nvmeq->cq_phase)
1001 return IRQ_NONE;
1002 return IRQ_WAKE_THREAD;
1003}
1004
a0fa9647
JA		 1005static int nvme_poll(struct blk_mq_hw_ctx *hctx, unsigned int tag)
1006{
1007 struct nvme_queue *nvmeq = hctx->driver_data;
1008
1009 if ((le16_to_cpu(nvmeq->cqes[nvmeq->cq_head].status) & 1) ==
1010 nvmeq->cq_phase) {
1011 spin_lock_irq(&nvmeq->q_lock);
1012 __nvme_process_cq(nvmeq, &tag);
1013 spin_unlock_irq(&nvmeq->q_lock);
1014
1015 if (tag == -1)
1016 return 1;
1017 }
1018
1019 return 0;
1020}
1021
b60503ba
MW		 1022/*
1023 * Returns 0 on success. If the result is negative, it's a Linux error code;
1024 * if the result is positive, it's an NVM Express status code
1025 */
d29ec824
CH		 1026int __nvme_submit_sync_cmd(struct request_queue *q, struct nvme_command *cmd,
1027 void *buffer, void __user *ubuffer, unsigned bufflen,
1028 u32 *result, unsigned timeout)
b60503ba 1029{
d29ec824
CH		 1030 bool write = cmd->common.opcode & 1;
1031 struct bio *bio = NULL;
f705f837 1032 struct request *req;
d29ec824 1033 int ret;
b60503ba 1034
d29ec824 1035 req = blk_mq_alloc_request(q, write, GFP_KERNEL, false);
f705f837
CH		 1036 if (IS_ERR(req))
1037 return PTR_ERR(req);
b60503ba 1038
d29ec824 1039 req->cmd_type = REQ_TYPE_DRV_PRIV;
e112af0d 1040 req->cmd_flags |= REQ_FAILFAST_DRIVER;
d29ec824
CH		 1041 req->__data_len = 0;
1042 req->__sector = (sector_t) -1;
1043 req->bio = req->biotail = NULL;
b60503ba 1044
f4ff414a 1045 req->timeout = timeout ? timeout : ADMIN_TIMEOUT;
a4aea562 1046
d29ec824
CH		 1047 req->cmd = (unsigned char *)cmd;
1048 req->cmd_len = sizeof(struct nvme_command);
a0a931d6 1049 req->special = (void *)0;
b60503ba 1050
d29ec824 1051 if (buffer && bufflen) {
71baba4b
MG		 1052 ret = blk_rq_map_kern(q, req, buffer, bufflen,
1053 __GFP_DIRECT_RECLAIM);
d29ec824
CH		 1054 if (ret)
1055 goto out;
1056 } else if (ubuffer && bufflen) {
71baba4b
MG		 1057 ret = blk_rq_map_user(q, req, NULL, ubuffer, bufflen,
1058 __GFP_DIRECT_RECLAIM);
d29ec824
CH		 1059 if (ret)
1060 goto out;
1061 bio = req->bio;
1062 }
3c0cf138 1063
d29ec824
CH		 1064 blk_execute_rq(req->q, NULL, req, 0);
1065 if (bio)
1066 blk_rq_unmap_user(bio);
b60503ba 1067 if (result)
a0a931d6 1068 *result = (u32)(uintptr_t)req->special;
d29ec824
CH		 1069 ret = req->errors;
1070 out:
f705f837 1071 blk_mq_free_request(req);
d29ec824 1072 return ret;
f705f837
CH		 1073}
1074
d29ec824
CH		 1075int nvme_submit_sync_cmd(struct request_queue *q, struct nvme_command *cmd,
1076 void *buffer, unsigned bufflen)
f705f837 1077{
d29ec824 1078 return __nvme_submit_sync_cmd(q, cmd, buffer, NULL, bufflen, NULL, 0);
b60503ba
MW		 1079}
1080
a4aea562
MB		 1081static int nvme_submit_async_admin_req(struct nvme_dev *dev)
1082{
1083 struct nvme_queue *nvmeq = dev->queues[0];
1084 struct nvme_command c;
1085 struct nvme_cmd_info *cmd_info;
1086 struct request *req;
1087
1efccc9d 1088 req = blk_mq_alloc_request(dev->admin_q, WRITE, GFP_ATOMIC, true);
9f173b33
DC		 1089 if (IS_ERR(req))
1090 return PTR_ERR(req);
a4aea562 1091
c917dfe5 1092 req->cmd_flags |= REQ_NO_TIMEOUT;
a4aea562 1093 cmd_info = blk_mq_rq_to_pdu(req);
1efccc9d 1094 nvme_set_info(cmd_info, NULL, async_req_completion);
a4aea562
MB		 1095
1096 memset(&c, 0, sizeof(c));
1097 c.common.opcode = nvme_admin_async_event;
1098 c.common.command_id = req->tag;
1099
42483228 1100 blk_mq_free_request(req);
e3f879bf
SB		 1101 __nvme_submit_cmd(nvmeq, &c);
1102 return 0;
a4aea562
MB		 1103}
1104
1105static int nvme_submit_admin_async_cmd(struct nvme_dev *dev,
4d115420
KB		 1106 struct nvme_command *cmd,
1107 struct async_cmd_info *cmdinfo, unsigned timeout)
1108{
a4aea562
MB		 1109 struct nvme_queue *nvmeq = dev->queues[0];
1110 struct request *req;
1111 struct nvme_cmd_info *cmd_rq;
4d115420 1112
a4aea562 1113 req = blk_mq_alloc_request(dev->admin_q, WRITE, GFP_KERNEL, false);
9f173b33
DC		 1114 if (IS_ERR(req))
1115 return PTR_ERR(req);
a4aea562
MB		 1116
1117 req->timeout = timeout;
1118 cmd_rq = blk_mq_rq_to_pdu(req);
1119 cmdinfo->req = req;
1120 nvme_set_info(cmd_rq, cmdinfo, async_completion);
4d115420 1121 cmdinfo->status = -EINTR;
a4aea562
MB		 1122
1123 cmd->common.command_id = req->tag;
1124
e3f879bf
SB		 1125 nvme_submit_cmd(nvmeq, cmd);
1126 return 0;
4d115420
KB		 1127}
1128
b60503ba
MW		 1129static int adapter_delete_queue(struct nvme_dev *dev, u8 opcode, u16 id)
1130{
b60503ba
MW		 1131 struct nvme_command c;
1132
1133 memset(&c, 0, sizeof(c));
1134 c.delete_queue.opcode = opcode;
1135 c.delete_queue.qid = cpu_to_le16(id);
1136
d29ec824 1137 return nvme_submit_sync_cmd(dev->admin_q, &c, NULL, 0);
b60503ba
MW		 1138}
1139
1140static int adapter_alloc_cq(struct nvme_dev *dev, u16 qid,
1141 struct nvme_queue *nvmeq)
1142{
b60503ba
MW		 1143 struct nvme_command c;
1144 int flags = NVME_QUEUE_PHYS_CONTIG | NVME_CQ_IRQ_ENABLED;
1145
d29ec824
CH		 1146 /*
1147 * Note: we (ab)use the fact the the prp fields survive if no data
1148 * is attached to the request.
1149 */
b60503ba
MW		 1150 memset(&c, 0, sizeof(c));
1151 c.create_cq.opcode = nvme_admin_create_cq;
1152 c.create_cq.prp1 = cpu_to_le64(nvmeq->cq_dma_addr);
1153 c.create_cq.cqid = cpu_to_le16(qid);
1154 c.create_cq.qsize = cpu_to_le16(nvmeq->q_depth - 1);
1155 c.create_cq.cq_flags = cpu_to_le16(flags);
1156 c.create_cq.irq_vector = cpu_to_le16(nvmeq->cq_vector);
1157
d29ec824 1158 return nvme_submit_sync_cmd(dev->admin_q, &c, NULL, 0);
b60503ba
MW		 1159}
1160
1161static int adapter_alloc_sq(struct nvme_dev *dev, u16 qid,
1162 struct nvme_queue *nvmeq)
1163{
b60503ba
MW		 1164 struct nvme_command c;
1165 int flags = NVME_QUEUE_PHYS_CONTIG | NVME_SQ_PRIO_MEDIUM;
1166
d29ec824
CH		 1167 /*
1168 * Note: we (ab)use the fact the the prp fields survive if no data
1169 * is attached to the request.
1170 */
b60503ba
MW		 1171 memset(&c, 0, sizeof(c));
1172 c.create_sq.opcode = nvme_admin_create_sq;
1173 c.create_sq.prp1 = cpu_to_le64(nvmeq->sq_dma_addr);
1174 c.create_sq.sqid = cpu_to_le16(qid);
1175 c.create_sq.qsize = cpu_to_le16(nvmeq->q_depth - 1);
1176 c.create_sq.sq_flags = cpu_to_le16(flags);
1177 c.create_sq.cqid = cpu_to_le16(qid);
1178
d29ec824 1179 return nvme_submit_sync_cmd(dev->admin_q, &c, NULL, 0);
b60503ba
MW		 1180}
1181
1182static int adapter_delete_cq(struct nvme_dev *dev, u16 cqid)
1183{
1184 return adapter_delete_queue(dev, nvme_admin_delete_cq, cqid);
1185}
1186
1187static int adapter_delete_sq(struct nvme_dev *dev, u16 sqid)
1188{
1189 return adapter_delete_queue(dev, nvme_admin_delete_sq, sqid);
1190}
1191
d29ec824 1192int nvme_identify_ctrl(struct nvme_dev *dev, struct nvme_id_ctrl **id)
bc5fc7e4 1193{
e44ac588 1194 struct nvme_command c = { };
d29ec824 1195 int error;
bc5fc7e4 1196
e44ac588
AM		 1197 /* gcc-4.4.4 (at least) has issues with initializers and anon unions */
1198 c.identify.opcode = nvme_admin_identify;
1199 c.identify.cns = cpu_to_le32(1);
1200
d29ec824
CH		 1201 *id = kmalloc(sizeof(struct nvme_id_ctrl), GFP_KERNEL);
1202 if (!*id)
1203 return -ENOMEM;
bc5fc7e4 1204
d29ec824
CH		 1205 error = nvme_submit_sync_cmd(dev->admin_q, &c, *id,
1206 sizeof(struct nvme_id_ctrl));
1207 if (error)
1208 kfree(*id);
1209 return error;
1210}
1211
1212int nvme_identify_ns(struct nvme_dev *dev, unsigned nsid,
1213 struct nvme_id_ns **id)
1214{
e44ac588 1215 struct nvme_command c = { };
d29ec824 1216 int error;
bc5fc7e4 1217
e44ac588
AM		 1218 /* gcc-4.4.4 (at least) has issues with initializers and anon unions */
1219 c.identify.opcode = nvme_admin_identify,
1220 c.identify.nsid = cpu_to_le32(nsid),
1221
d29ec824
CH		 1222 *id = kmalloc(sizeof(struct nvme_id_ns), GFP_KERNEL);
1223 if (!*id)
1224 return -ENOMEM;
1225
1226 error = nvme_submit_sync_cmd(dev->admin_q, &c, *id,
1227 sizeof(struct nvme_id_ns));
1228 if (error)
1229 kfree(*id);
1230 return error;
bc5fc7e4
MW		 1231}
1232
5d0f6131 1233int nvme_get_features(struct nvme_dev *dev, unsigned fid, unsigned nsid,
08df1e05 1234 dma_addr_t dma_addr, u32 *result)
bc5fc7e4
MW		 1235{
1236 struct nvme_command c;
1237
1238 memset(&c, 0, sizeof(c));
1239 c.features.opcode = nvme_admin_get_features;
a42cecce 1240 c.features.nsid = cpu_to_le32(nsid);
bc5fc7e4
MW		 1241 c.features.prp1 = cpu_to_le64(dma_addr);
1242 c.features.fid = cpu_to_le32(fid);
bc5fc7e4 1243
d29ec824
CH		 1244 return __nvme_submit_sync_cmd(dev->admin_q, &c, NULL, NULL, 0,
1245 result, 0);
df348139
MW		 1246}
1247
5d0f6131
VV		 1248int nvme_set_features(struct nvme_dev *dev, unsigned fid, unsigned dword11,
1249 dma_addr_t dma_addr, u32 *result)
df348139
MW		 1250{
1251 struct nvme_command c;
1252
1253 memset(&c, 0, sizeof(c));
1254 c.features.opcode = nvme_admin_set_features;
1255 c.features.prp1 = cpu_to_le64(dma_addr);
1256 c.features.fid = cpu_to_le32(fid);
1257 c.features.dword11 = cpu_to_le32(dword11);
1258
d29ec824
CH		 1259 return __nvme_submit_sync_cmd(dev->admin_q, &c, NULL, NULL, 0,
1260 result, 0);
1261}
1262
1263int nvme_get_log_page(struct nvme_dev *dev, struct nvme_smart_log **log)
1264{
e44ac588
AM		 1265 struct nvme_command c = { };
1266 int error;
1267
1268 c.common.opcode = nvme_admin_get_log_page,
1269 c.common.nsid = cpu_to_le32(0xFFFFFFFF),
1270 c.common.cdw10[0] = cpu_to_le32(
d29ec824
CH		 1271 (((sizeof(struct nvme_smart_log) / 4) - 1) << 16) |
1272 NVME_LOG_SMART),
d29ec824
CH		 1273
1274 *log = kmalloc(sizeof(struct nvme_smart_log), GFP_KERNEL);
1275 if (!*log)
1276 return -ENOMEM;
1277
1278 error = nvme_submit_sync_cmd(dev->admin_q, &c, *log,
1279 sizeof(struct nvme_smart_log));
1280 if (error)
1281 kfree(*log);
1282 return error;
bc5fc7e4
MW		 1283}
1284
c30341dc 1285/**
a4aea562 1286 * nvme_abort_req - Attempt aborting a request
c30341dc
KB		 1287 *
1288 * Schedule controller reset if the command was already aborted once before and
1289 * still hasn't been returned to the driver, or if this is the admin queue.
1290 */
a4aea562 1291static void nvme_abort_req(struct request *req)
c30341dc 1292{
a4aea562
MB		 1293 struct nvme_cmd_info *cmd_rq = blk_mq_rq_to_pdu(req);
1294 struct nvme_queue *nvmeq = cmd_rq->nvmeq;
c30341dc 1295 struct nvme_dev *dev = nvmeq->dev;
a4aea562
MB		 1296 struct request *abort_req;
1297 struct nvme_cmd_info *abort_cmd;
1298 struct nvme_command cmd;
c30341dc 1299
a4aea562 1300 if (!nvmeq->qid || cmd_rq->aborted) {
90667892
CH		 1301 spin_lock(&dev_list_lock);
1302 if (!__nvme_reset(dev)) {
1303 dev_warn(dev->dev,
1304 "I/O %d QID %d timeout, reset controller\n",
1305 req->tag, nvmeq->qid);
1306 }
1307 spin_unlock(&dev_list_lock);
c30341dc
KB		 1308 return;
1309 }
1310
1311 if (!dev->abort_limit)
1312 return;
1313
a4aea562
MB		 1314 abort_req = blk_mq_alloc_request(dev->admin_q, WRITE, GFP_ATOMIC,
1315 false);
9f173b33 1316 if (IS_ERR(abort_req))
c30341dc
KB		 1317 return;
1318
a4aea562
MB		 1319 abort_cmd = blk_mq_rq_to_pdu(abort_req);
1320 nvme_set_info(abort_cmd, abort_req, abort_completion);
1321
c30341dc
KB		 1322 memset(&cmd, 0, sizeof(cmd));
1323 cmd.abort.opcode = nvme_admin_abort_cmd;
a4aea562 1324 cmd.abort.cid = req->tag;
c30341dc 1325 cmd.abort.sqid = cpu_to_le16(nvmeq->qid);
a4aea562 1326 cmd.abort.command_id = abort_req->tag;
c30341dc
KB		 1327
1328 --dev->abort_limit;
a4aea562 1329 cmd_rq->aborted = 1;
c30341dc 1330
a4aea562 1331 dev_warn(nvmeq->q_dmadev, "Aborting I/O %d QID %d\n", req->tag,
c30341dc 1332 nvmeq->qid);
e3f879bf 1333 nvme_submit_cmd(dev->queues[0], &cmd);
c30341dc
KB		 1334}
1335
42483228 1336static void nvme_cancel_queue_ios(struct request *req, void *data, bool reserved)
a09115b2 1337{
a4aea562
MB		 1338 struct nvme_queue *nvmeq = data;
1339 void *ctx;
1340 nvme_completion_fn fn;
1341 struct nvme_cmd_info *cmd;
cef6a948
KB		 1342 struct nvme_completion cqe;
1343
1344 if (!blk_mq_request_started(req))
1345 return;
a09115b2 1346
a4aea562 1347 cmd = blk_mq_rq_to_pdu(req);
a09115b2 1348
a4aea562
MB		 1349 if (cmd->ctx == CMD_CTX_CANCELLED)
1350 return;
1351
cef6a948
KB		 1352 if (blk_queue_dying(req->q))
1353 cqe.status = cpu_to_le16((NVME_SC_ABORT_REQ | NVME_SC_DNR) << 1);
1354 else
1355 cqe.status = cpu_to_le16(NVME_SC_ABORT_REQ << 1);
1356
1357
a4aea562
MB		 1358 dev_warn(nvmeq->q_dmadev, "Cancelling I/O %d QID %d\n",
1359 req->tag, nvmeq->qid);
1360 ctx = cancel_cmd_info(cmd, &fn);
1361 fn(nvmeq, ctx, &cqe);
a09115b2
MW		 1362}
1363
a4aea562 1364static enum blk_eh_timer_return nvme_timeout(struct request *req, bool reserved)
9e866774 1365{
a4aea562
MB		 1366 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(req);
1367 struct nvme_queue *nvmeq = cmd->nvmeq;
1368
1369 dev_warn(nvmeq->q_dmadev, "Timeout I/O %d QID %d\n", req->tag,
1370 nvmeq->qid);
7a509a6b 1371 spin_lock_irq(&nvmeq->q_lock);
07836e65 1372 nvme_abort_req(req);
7a509a6b 1373 spin_unlock_irq(&nvmeq->q_lock);
a4aea562 1374
07836e65
KB		 1375 /*
1376 * The aborted req will be completed on receiving the abort req.
1377 * We enable the timer again. If hit twice, it'll cause a device reset,
1378 * as the device then is in a faulty state.
1379 */
1380 return BLK_EH_RESET_TIMER;
a4aea562 1381}
22404274 1382
a4aea562
MB		 1383static void nvme_free_queue(struct nvme_queue *nvmeq)
1384{
9e866774
MW		 1385 dma_free_coherent(nvmeq->q_dmadev, CQ_SIZE(nvmeq->q_depth),
1386 (void *)nvmeq->cqes, nvmeq->cq_dma_addr);
8ffaadf7
JD		 1387 if (nvmeq->sq_cmds)
1388 dma_free_coherent(nvmeq->q_dmadev, SQ_SIZE(nvmeq->q_depth),
9e866774
MW		 1389 nvmeq->sq_cmds, nvmeq->sq_dma_addr);
1390 kfree(nvmeq);
1391}
1392
a1a5ef99 1393static void nvme_free_queues(struct nvme_dev *dev, int lowest)
22404274
KB		 1394{
1395 int i;
1396
a1a5ef99 1397 for (i = dev->queue_count - 1; i >= lowest; i--) {
a4aea562 1398 struct nvme_queue *nvmeq = dev->queues[i];
22404274 1399 dev->queue_count--;
a4aea562 1400 dev->queues[i] = NULL;
f435c282 1401 nvme_free_queue(nvmeq);
121c7ad4 1402 }
22404274
KB		 1403}
1404
4d115420
KB		 1405/**
1406 * nvme_suspend_queue - put queue into suspended state
1407 * @nvmeq - queue to suspend
4d115420
KB		 1408 */
1409static int nvme_suspend_queue(struct nvme_queue *nvmeq)
b60503ba 1410{
2b25d981 1411 int vector;
b60503ba 1412
a09115b2 1413 spin_lock_irq(&nvmeq->q_lock);
2b25d981
KB		 1414 if (nvmeq->cq_vector == -1) {
1415 spin_unlock_irq(&nvmeq->q_lock);
1416 return 1;
1417 }
1418 vector = nvmeq->dev->entry[nvmeq->cq_vector].vector;
42f61420 1419 nvmeq->dev->online_queues--;
2b25d981 1420 nvmeq->cq_vector = -1;
a09115b2
MW		 1421 spin_unlock_irq(&nvmeq->q_lock);
1422
6df3dbc8
KB		 1423 if (!nvmeq->qid && nvmeq->dev->admin_q)
1424 blk_mq_freeze_queue_start(nvmeq->dev->admin_q);
1425
aba2080f
MW		 1426 irq_set_affinity_hint(vector, NULL);
1427 free_irq(vector, nvmeq);
b60503ba 1428
4d115420
KB		 1429 return 0;
1430}
b60503ba 1431
4d115420
KB		 1432static void nvme_clear_queue(struct nvme_queue *nvmeq)
1433{
22404274 1434 spin_lock_irq(&nvmeq->q_lock);
42483228
KB		 1435 if (nvmeq->tags && *nvmeq->tags)
1436 blk_mq_all_tag_busy_iter(*nvmeq->tags, nvme_cancel_queue_ios, nvmeq);
22404274 1437 spin_unlock_irq(&nvmeq->q_lock);
b60503ba
MW		 1438}
1439
4d115420
KB		 1440static void nvme_disable_queue(struct nvme_dev *dev, int qid)
1441{
a4aea562 1442 struct nvme_queue *nvmeq = dev->queues[qid];
4d115420
KB		 1443
1444 if (!nvmeq)
1445 return;
1446 if (nvme_suspend_queue(nvmeq))
1447 return;
1448
0e53d180
KB		 1449 /* Don't tell the adapter to delete the admin queue.
1450 * Don't tell a removed adapter to delete IO queues. */
1451 if (qid && readl(&dev->bar->csts) != -1) {
b60503ba
MW		 1452 adapter_delete_sq(dev, qid);
1453 adapter_delete_cq(dev, qid);
1454 }
07836e65
KB		 1455
1456 spin_lock_irq(&nvmeq->q_lock);
1457 nvme_process_cq(nvmeq);
1458 spin_unlock_irq(&nvmeq->q_lock);
b60503ba
MW		 1459}
1460
8ffaadf7
JD		 1461static int nvme_cmb_qdepth(struct nvme_dev *dev, int nr_io_queues,
1462 int entry_size)
1463{
1464 int q_depth = dev->q_depth;
1465 unsigned q_size_aligned = roundup(q_depth * entry_size, dev->page_size);
1466
1467 if (q_size_aligned * nr_io_queues > dev->cmb_size) {
c45f5c99
JD		 1468 u64 mem_per_q = div_u64(dev->cmb_size, nr_io_queues);
1469 mem_per_q = round_down(mem_per_q, dev->page_size);
1470 q_depth = div_u64(mem_per_q, entry_size);
8ffaadf7
JD		 1471
1472 /*
1473 * Ensure the reduced q_depth is above some threshold where it
1474 * would be better to map queues in system memory with the
1475 * original depth
1476 */
1477 if (q_depth < 64)
1478 return -ENOMEM;
1479 }
1480
1481 return q_depth;
1482}
1483
1484static int nvme_alloc_sq_cmds(struct nvme_dev *dev, struct nvme_queue *nvmeq,
1485 int qid, int depth)
1486{
1487 if (qid && dev->cmb && use_cmb_sqes && NVME_CMB_SQS(dev->cmbsz)) {
1488 unsigned offset = (qid - 1) *
1489 roundup(SQ_SIZE(depth), dev->page_size);
1490 nvmeq->sq_dma_addr = dev->cmb_dma_addr + offset;
1491 nvmeq->sq_cmds_io = dev->cmb + offset;
1492 } else {
1493 nvmeq->sq_cmds = dma_alloc_coherent(dev->dev, SQ_SIZE(depth),
1494 &nvmeq->sq_dma_addr, GFP_KERNEL);
1495 if (!nvmeq->sq_cmds)
1496 return -ENOMEM;
1497 }
1498
1499 return 0;
1500}
1501
b60503ba 1502static struct nvme_queue *nvme_alloc_queue(struct nvme_dev *dev, int qid,
2b25d981 1503 int depth)
b60503ba 1504{
a4aea562 1505 struct nvme_queue *nvmeq = kzalloc(sizeof(*nvmeq), GFP_KERNEL);
b60503ba
MW		 1506 if (!nvmeq)
1507 return NULL;
1508
e75ec752 1509 nvmeq->cqes = dma_zalloc_coherent(dev->dev, CQ_SIZE(depth),
4d51abf9 1510 &nvmeq->cq_dma_addr, GFP_KERNEL);
b60503ba
MW		 1511 if (!nvmeq->cqes)
1512 goto free_nvmeq;
b60503ba 1513
8ffaadf7 1514 if (nvme_alloc_sq_cmds(dev, nvmeq, qid, depth))
b60503ba
MW		 1515 goto free_cqdma;
1516
e75ec752 1517 nvmeq->q_dmadev = dev->dev;
091b6092 1518 nvmeq->dev = dev;
3193f07b
MW		 1519 snprintf(nvmeq->irqname, sizeof(nvmeq->irqname), "nvme%dq%d",
1520 dev->instance, qid);
b60503ba
MW		 1521 spin_lock_init(&nvmeq->q_lock);
1522 nvmeq->cq_head = 0;
82123460 1523 nvmeq->cq_phase = 1;
b80d5ccc 1524 nvmeq->q_db = &dev->dbs[qid * 2 * dev->db_stride];
b60503ba 1525 nvmeq->q_depth = depth;
c30341dc 1526 nvmeq->qid = qid;
758dd7fd 1527 nvmeq->cq_vector = -1;
a4aea562 1528 dev->queues[qid] = nvmeq;
b60503ba 1529
36a7e993
JD		 1530 /* make sure queue descriptor is set before queue count, for kthread */
1531 mb();
1532 dev->queue_count++;
1533
b60503ba
MW		 1534 return nvmeq;
1535
1536 free_cqdma:
e75ec752 1537 dma_free_coherent(dev->dev, CQ_SIZE(depth), (void *)nvmeq->cqes,
b60503ba
MW		 1538 nvmeq->cq_dma_addr);
1539 free_nvmeq:
1540 kfree(nvmeq);
1541 return NULL;
1542}
1543
3001082c
MW		 1544static int queue_request_irq(struct nvme_dev *dev, struct nvme_queue *nvmeq,
1545 const char *name)
1546{
58ffacb5
MW		 1547 if (use_threaded_interrupts)
1548 return request_threaded_irq(dev->entry[nvmeq->cq_vector].vector,
481e5bad 1549 nvme_irq_check, nvme_irq, IRQF_SHARED,
58ffacb5 1550 name, nvmeq);
3001082c 1551 return request_irq(dev->entry[nvmeq->cq_vector].vector, nvme_irq,
481e5bad 1552 IRQF_SHARED, name, nvmeq);
3001082c
MW		 1553}
1554
22404274 1555static void nvme_init_queue(struct nvme_queue *nvmeq, u16 qid)
b60503ba 1556{
22404274 1557 struct nvme_dev *dev = nvmeq->dev;
b60503ba 1558
7be50e93 1559 spin_lock_irq(&nvmeq->q_lock);
22404274
KB		 1560 nvmeq->sq_tail = 0;
1561 nvmeq->cq_head = 0;
1562 nvmeq->cq_phase = 1;
b80d5ccc 1563 nvmeq->q_db = &dev->dbs[qid * 2 * dev->db_stride];
22404274 1564 memset((void *)nvmeq->cqes, 0, CQ_SIZE(nvmeq->q_depth));
42f61420 1565 dev->online_queues++;
7be50e93 1566 spin_unlock_irq(&nvmeq->q_lock);
22404274
KB		 1567}
1568
1569static int nvme_create_queue(struct nvme_queue *nvmeq, int qid)
1570{
1571 struct nvme_dev *dev = nvmeq->dev;
1572 int result;
3f85d50b 1573
2b25d981 1574 nvmeq->cq_vector = qid - 1;
b60503ba
MW		 1575 result = adapter_alloc_cq(dev, qid, nvmeq);
1576 if (result < 0)
22404274 1577 return result;
b60503ba
MW		 1578
1579 result = adapter_alloc_sq(dev, qid, nvmeq);
1580 if (result < 0)
1581 goto release_cq;
1582
3193f07b 1583 result = queue_request_irq(dev, nvmeq, nvmeq->irqname);
b60503ba
MW		 1584 if (result < 0)
1585 goto release_sq;
1586
22404274 1587 nvme_init_queue(nvmeq, qid);
22404274 1588 return result;
b60503ba
MW		 1589
1590 release_sq:
1591 adapter_delete_sq(dev, qid);
1592 release_cq:
1593 adapter_delete_cq(dev, qid);
22404274 1594 return result;
b60503ba
MW		 1595}
1596
ba47e386
MW		 1597static int nvme_wait_ready(struct nvme_dev *dev, u64 cap, bool enabled)
1598{
1599 unsigned long timeout;
1600 u32 bit = enabled ? NVME_CSTS_RDY : 0;
1601
1602 timeout = ((NVME_CAP_TIMEOUT(cap) + 1) * HZ / 2) + jiffies;
1603
1604 while ((readl(&dev->bar->csts) & NVME_CSTS_RDY) != bit) {
1605 msleep(100);
1606 if (fatal_signal_pending(current))
1607 return -EINTR;
1608 if (time_after(jiffies, timeout)) {
e75ec752 1609 dev_err(dev->dev,
27e8166c
MW		 1610 "Device not ready; aborting %s\n", enabled ?
1611 "initialisation" : "reset");
ba47e386
MW		 1612 return -ENODEV;
1613 }
1614 }
1615
1616 return 0;
1617}
1618
1619/*
1620 * If the device has been passed off to us in an enabled state, just clear
1621 * the enabled bit. The spec says we should set the 'shutdown notification
1622 * bits', but doing so may cause the device to complete commands to the
1623 * admin queue ... and we don't know what memory that might be pointing at!
1624 */
1625static int nvme_disable_ctrl(struct nvme_dev *dev, u64 cap)
1626{
01079522
DM		 1627 dev->ctrl_config &= ~NVME_CC_SHN_MASK;
1628 dev->ctrl_config &= ~NVME_CC_ENABLE;
1629 writel(dev->ctrl_config, &dev->bar->cc);
44af146a 1630
ba47e386
MW		 1631 return nvme_wait_ready(dev, cap, false);
1632}
1633
1634static int nvme_enable_ctrl(struct nvme_dev *dev, u64 cap)
1635{
01079522
DM		 1636 dev->ctrl_config &= ~NVME_CC_SHN_MASK;
1637 dev->ctrl_config |= NVME_CC_ENABLE;
1638 writel(dev->ctrl_config, &dev->bar->cc);
1639
ba47e386
MW		 1640 return nvme_wait_ready(dev, cap, true);
1641}
1642
1894d8f1
KB		 1643static int nvme_shutdown_ctrl(struct nvme_dev *dev)
1644{
1645 unsigned long timeout;
1894d8f1 1646
01079522
DM		 1647 dev->ctrl_config &= ~NVME_CC_SHN_MASK;
1648 dev->ctrl_config |= NVME_CC_SHN_NORMAL;
1649
1650 writel(dev->ctrl_config, &dev->bar->cc);
1894d8f1 1651
2484f407 1652 timeout = SHUTDOWN_TIMEOUT + jiffies;
1894d8f1
KB		 1653 while ((readl(&dev->bar->csts) & NVME_CSTS_SHST_MASK) !=
1654 NVME_CSTS_SHST_CMPLT) {
1655 msleep(100);
1656 if (fatal_signal_pending(current))
1657 return -EINTR;
1658 if (time_after(jiffies, timeout)) {
e75ec752 1659 dev_err(dev->dev,
1894d8f1
KB		 1660 "Device shutdown incomplete; abort shutdown\n");
1661 return -ENODEV;
1662 }
1663 }
1664
1665 return 0;
1666}
1667
a4aea562 1668static struct blk_mq_ops nvme_mq_admin_ops = {
d29ec824 1669 .queue_rq = nvme_queue_rq,
a4aea562
MB		 1670 .map_queue = blk_mq_map_queue,
1671 .init_hctx = nvme_admin_init_hctx,
4af0e21c 1672 .exit_hctx = nvme_admin_exit_hctx,
a4aea562
MB		 1673 .init_request = nvme_admin_init_request,
1674 .timeout = nvme_timeout,
1675};
1676
1677static struct blk_mq_ops nvme_mq_ops = {
1678 .queue_rq = nvme_queue_rq,
1679 .map_queue = blk_mq_map_queue,
1680 .init_hctx = nvme_init_hctx,
1681 .init_request = nvme_init_request,
1682 .timeout = nvme_timeout,
a0fa9647 1683 .poll = nvme_poll,
a4aea562
MB		 1684};
1685
ea191d2f
KB		 1686static void nvme_dev_remove_admin(struct nvme_dev *dev)
1687{
1688 if (dev->admin_q && !blk_queue_dying(dev->admin_q)) {
1689 blk_cleanup_queue(dev->admin_q);
1690 blk_mq_free_tag_set(&dev->admin_tagset);
1691 }
1692}
1693
a4aea562
MB		 1694static int nvme_alloc_admin_tags(struct nvme_dev *dev)
1695{
1696 if (!dev->admin_q) {
1697 dev->admin_tagset.ops = &nvme_mq_admin_ops;
1698 dev->admin_tagset.nr_hw_queues = 1;
1699 dev->admin_tagset.queue_depth = NVME_AQ_DEPTH - 1;
1efccc9d 1700 dev->admin_tagset.reserved_tags = 1;
a4aea562 1701 dev->admin_tagset.timeout = ADMIN_TIMEOUT;
e75ec752 1702 dev->admin_tagset.numa_node = dev_to_node(dev->dev);
ac3dd5bd 1703 dev->admin_tagset.cmd_size = nvme_cmd_size(dev);
a4aea562
MB		 1704 dev->admin_tagset.driver_data = dev;
1705
1706 if (blk_mq_alloc_tag_set(&dev->admin_tagset))
1707 return -ENOMEM;
1708
1709 dev->admin_q = blk_mq_init_queue(&dev->admin_tagset);
35b489d3 1710 if (IS_ERR(dev->admin_q)) {
a4aea562
MB		 1711 blk_mq_free_tag_set(&dev->admin_tagset);
1712 return -ENOMEM;
1713 }
ea191d2f
KB		 1714 if (!blk_get_queue(dev->admin_q)) {
1715 nvme_dev_remove_admin(dev);
4af0e21c 1716 dev->admin_q = NULL;
ea191d2f
KB		 1717 return -ENODEV;
1718 }
0fb59cbc
KB		 1719 } else
1720 blk_mq_unfreeze_queue(dev->admin_q);
a4aea562
MB		 1721
1722 return 0;
1723}
1724
8d85fce7 1725static int nvme_configure_admin_queue(struct nvme_dev *dev)
b60503ba 1726{
ba47e386 1727 int result;
b60503ba 1728 u32 aqa;
a310acd7 1729 u64 cap = lo_hi_readq(&dev->bar->cap);
b60503ba 1730 struct nvme_queue *nvmeq;
1d090624
KB		 1731 unsigned page_shift = PAGE_SHIFT;
1732 unsigned dev_page_min = NVME_CAP_MPSMIN(cap) + 12;
1733 unsigned dev_page_max = NVME_CAP_MPSMAX(cap) + 12;
1734
1735 if (page_shift < dev_page_min) {
e75ec752 1736 dev_err(dev->dev,
1d090624
KB		 1737 "Minimum device page size (%u) too large for "
1738 "host (%u)\n", 1 << dev_page_min,
1739 1 << page_shift);
1740 return -ENODEV;
1741 }
1742 if (page_shift > dev_page_max) {
e75ec752 1743 dev_info(dev->dev,
1d090624
KB		 1744 "Device maximum page size (%u) smaller than "
1745 "host (%u); enabling work-around\n",
1746 1 << dev_page_max, 1 << page_shift);
1747 page_shift = dev_page_max;
1748 }
b60503ba 1749
dfbac8c7
KB		 1750 dev->subsystem = readl(&dev->bar->vs) >= NVME_VS(1, 1) ?
1751 NVME_CAP_NSSRC(cap) : 0;
1752
1753 if (dev->subsystem && (readl(&dev->bar->csts) & NVME_CSTS_NSSRO))
1754 writel(NVME_CSTS_NSSRO, &dev->bar->csts);
1755
ba47e386
MW		 1756 result = nvme_disable_ctrl(dev, cap);
1757 if (result < 0)
1758 return result;
b60503ba 1759
a4aea562 1760 nvmeq = dev->queues[0];
cd638946 1761 if (!nvmeq) {
2b25d981 1762 nvmeq = nvme_alloc_queue(dev, 0, NVME_AQ_DEPTH);
cd638946
KB		 1763 if (!nvmeq)
1764 return -ENOMEM;
cd638946 1765 }
b60503ba
MW		 1766
1767 aqa = nvmeq->q_depth - 1;
1768 aqa |= aqa << 16;
1769
1d090624
KB		 1770 dev->page_size = 1 << page_shift;
1771
01079522 1772 dev->ctrl_config = NVME_CC_CSS_NVM;
1d090624 1773 dev->ctrl_config |= (page_shift - 12) << NVME_CC_MPS_SHIFT;
b60503ba 1774 dev->ctrl_config |= NVME_CC_ARB_RR | NVME_CC_SHN_NONE;
7f53f9d2 1775 dev->ctrl_config |= NVME_CC_IOSQES | NVME_CC_IOCQES;
b60503ba
MW		 1776
1777 writel(aqa, &dev->bar->aqa);
a310acd7
SG		 1778 lo_hi_writeq(nvmeq->sq_dma_addr, &dev->bar->asq);
1779 lo_hi_writeq(nvmeq->cq_dma_addr, &dev->bar->acq);
b60503ba 1780
ba47e386 1781 result = nvme_enable_ctrl(dev, cap);
025c557a 1782 if (result)
a4aea562
MB		 1783 goto free_nvmeq;
1784
2b25d981 1785 nvmeq->cq_vector = 0;
3193f07b 1786 result = queue_request_irq(dev, nvmeq, nvmeq->irqname);
758dd7fd
JD		 1787 if (result) {
1788 nvmeq->cq_vector = -1;
0fb59cbc 1789 goto free_nvmeq;
758dd7fd 1790 }
025c557a 1791
b60503ba 1792 return result;
a4aea562 1793
a4aea562
MB		 1794 free_nvmeq:
1795 nvme_free_queues(dev, 0);
1796 return result;
b60503ba
MW		 1797}
1798
a53295b6
MW		 1799static int nvme_submit_io(struct nvme_ns *ns, struct nvme_user_io __user *uio)
1800{
1801 struct nvme_dev *dev = ns->dev;
a53295b6
MW		 1802 struct nvme_user_io io;
1803 struct nvme_command c;
d29ec824 1804 unsigned length, meta_len;
a67a9513 1805 int status, write;
a67a9513
KB		 1806 dma_addr_t meta_dma = 0;
1807 void *meta = NULL;
fec558b5 1808 void __user *metadata;
a53295b6
MW		 1809
1810 if (copy_from_user(&io, uio, sizeof(io)))
1811 return -EFAULT;
6c7d4945
MW		 1812
1813 switch (io.opcode) {
1814 case nvme_cmd_write:
1815 case nvme_cmd_read:
6bbf1acd 1816 case nvme_cmd_compare:
6413214c 1817 break;
6c7d4945 1818 default:
6bbf1acd 1819 return -EINVAL;
6c7d4945
MW		 1820 }
1821
d29ec824
CH		 1822 length = (io.nblocks + 1) << ns->lba_shift;
1823 meta_len = (io.nblocks + 1) * ns->ms;
835da3f9 1824 metadata = (void __user *)(uintptr_t)io.metadata;
d29ec824 1825 write = io.opcode & 1;
a53295b6 1826
71feb364
KB		 1827 if (ns->ext) {
1828 length += meta_len;
1829 meta_len = 0;
a67a9513
KB		 1830 }
1831 if (meta_len) {
d29ec824
CH		 1832 if (((io.metadata & 3) || !io.metadata) && !ns->ext)
1833 return -EINVAL;
1834
e75ec752 1835 meta = dma_alloc_coherent(dev->dev, meta_len,
a67a9513 1836 &meta_dma, GFP_KERNEL);
fec558b5 1837
a67a9513
KB		 1838 if (!meta) {
1839 status = -ENOMEM;
1840 goto unmap;
1841 }
1842 if (write) {
fec558b5 1843 if (copy_from_user(meta, metadata, meta_len)) {
a67a9513
KB		 1844 status = -EFAULT;
1845 goto unmap;
1846 }
1847 }
1848 }
1849
a53295b6
MW		 1850 memset(&c, 0, sizeof(c));
1851 c.rw.opcode = io.opcode;
1852 c.rw.flags = io.flags;
6c7d4945 1853 c.rw.nsid = cpu_to_le32(ns->ns_id);
a53295b6 1854 c.rw.slba = cpu_to_le64(io.slba);
6c7d4945 1855 c.rw.length = cpu_to_le16(io.nblocks);
a53295b6 1856 c.rw.control = cpu_to_le16(io.control);
1c9b5265
MW		 1857 c.rw.dsmgmt = cpu_to_le32(io.dsmgmt);
1858 c.rw.reftag = cpu_to_le32(io.reftag);
1859 c.rw.apptag = cpu_to_le16(io.apptag);
1860 c.rw.appmask = cpu_to_le16(io.appmask);
a67a9513 1861 c.rw.metadata = cpu_to_le64(meta_dma);
d29ec824
CH		 1862
1863 status = __nvme_submit_sync_cmd(ns->queue, &c, NULL,
835da3f9 1864 (void __user *)(uintptr_t)io.addr, length, NULL, 0);
f410c680 1865 unmap:
a67a9513
KB		 1866 if (meta) {
1867 if (status == NVME_SC_SUCCESS && !write) {
fec558b5 1868 if (copy_to_user(metadata, meta, meta_len))
a67a9513
KB		 1869 status = -EFAULT;
1870 }
e75ec752 1871 dma_free_coherent(dev->dev, meta_len, meta, meta_dma);
f410c680 1872 }
a53295b6
MW		 1873 return status;
1874}
1875
a4aea562
MB		 1876static int nvme_user_cmd(struct nvme_dev *dev, struct nvme_ns *ns,
1877 struct nvme_passthru_cmd __user *ucmd)
6ee44cdc 1878{
7963e521 1879 struct nvme_passthru_cmd cmd;
6ee44cdc 1880 struct nvme_command c;
d29ec824
CH		 1881 unsigned timeout = 0;
1882 int status;
6ee44cdc 1883
6bbf1acd
MW		 1884 if (!capable(CAP_SYS_ADMIN))
1885 return -EACCES;
1886 if (copy_from_user(&cmd, ucmd, sizeof(cmd)))
6ee44cdc 1887 return -EFAULT;
6ee44cdc
MW		 1888
1889 memset(&c, 0, sizeof(c));
6bbf1acd
MW		 1890 c.common.opcode = cmd.opcode;
1891 c.common.flags = cmd.flags;
1892 c.common.nsid = cpu_to_le32(cmd.nsid);
1893 c.common.cdw2[0] = cpu_to_le32(cmd.cdw2);
1894 c.common.cdw2[1] = cpu_to_le32(cmd.cdw3);
1895 c.common.cdw10[0] = cpu_to_le32(cmd.cdw10);
1896 c.common.cdw10[1] = cpu_to_le32(cmd.cdw11);
1897 c.common.cdw10[2] = cpu_to_le32(cmd.cdw12);
1898 c.common.cdw10[3] = cpu_to_le32(cmd.cdw13);
1899 c.common.cdw10[4] = cpu_to_le32(cmd.cdw14);
1900 c.common.cdw10[5] = cpu_to_le32(cmd.cdw15);
1901
d29ec824
CH		 1902 if (cmd.timeout_ms)
1903 timeout = msecs_to_jiffies(cmd.timeout_ms);
eca18b23 1904
f705f837 1905 status = __nvme_submit_sync_cmd(ns ? ns->queue : dev->admin_q, &c,
835da3f9 1906 NULL, (void __user *)(uintptr_t)cmd.addr, cmd.data_len,
d29ec824
CH		 1907 &cmd.result, timeout);
1908 if (status >= 0) {
1909 if (put_user(cmd.result, &ucmd->result))
1910 return -EFAULT;
6bbf1acd 1911 }
f4f117f6 1912
6ee44cdc
MW		 1913 return status;
1914}
1915
81f03fed
JD		 1916static int nvme_subsys_reset(struct nvme_dev *dev)
1917{
1918 if (!dev->subsystem)
1919 return -ENOTTY;
1920
1921 writel(0x4E564D65, &dev->bar->nssr); /* "NVMe" */
1922 return 0;
1923}
1924
b60503ba
MW		 1925static int nvme_ioctl(struct block_device *bdev, fmode_t mode, unsigned int cmd,
1926 unsigned long arg)
1927{
1928 struct nvme_ns *ns = bdev->bd_disk->private_data;
1929
1930 switch (cmd) {
6bbf1acd 1931 case NVME_IOCTL_ID:
c3bfe717 1932 force_successful_syscall_return();
6bbf1acd
MW		 1933 return ns->ns_id;
1934 case NVME_IOCTL_ADMIN_CMD:
a4aea562 1935 return nvme_user_cmd(ns->dev, NULL, (void __user *)arg);
7963e521 1936 case NVME_IOCTL_IO_CMD:
a4aea562 1937 return nvme_user_cmd(ns->dev, ns, (void __user *)arg);
a53295b6
MW		 1938 case NVME_IOCTL_SUBMIT_IO:
1939 return nvme_submit_io(ns, (void __user *)arg);
5d0f6131
VV		 1940 case SG_GET_VERSION_NUM:
1941 return nvme_sg_get_version_num((void __user *)arg);
1942 case SG_IO:
1943 return nvme_sg_io(ns, (void __user *)arg);
b60503ba
MW		 1944 default:
1945 return -ENOTTY;
1946 }
1947}
1948
320a3827
KB		 1949#ifdef CONFIG_COMPAT
1950static int nvme_compat_ioctl(struct block_device *bdev, fmode_t mode,
1951 unsigned int cmd, unsigned long arg)
1952{
320a3827
KB		 1953 switch (cmd) {
1954 case SG_IO:
e179729a 1955 return -ENOIOCTLCMD;
320a3827
KB		 1956 }
1957 return nvme_ioctl(bdev, mode, cmd, arg);
1958}
1959#else
1960#define nvme_compat_ioctl NULL
1961#endif
1962
5105aa55 1963static void nvme_free_dev(struct kref *kref);
188c3568
KB		 1964static void nvme_free_ns(struct kref *kref)
1965{
1966 struct nvme_ns *ns = container_of(kref, struct nvme_ns, kref);
1967
ca064085
MB		 1968 if (ns->type == NVME_NS_LIGHTNVM)
1969 nvme_nvm_unregister(ns->queue, ns->disk->disk_name);
1970
188c3568
KB		 1971 spin_lock(&dev_list_lock);
1972 ns->disk->private_data = NULL;
1973 spin_unlock(&dev_list_lock);
1974
5105aa55 1975 kref_put(&ns->dev->kref, nvme_free_dev);
188c3568
KB		 1976 put_disk(ns->disk);
1977 kfree(ns);
1978}
1979
9ac27090
KB		 1980static int nvme_open(struct block_device *bdev, fmode_t mode)
1981{
9e60352c
KB		 1982 int ret = 0;
1983 struct nvme_ns *ns;
9ac27090 1984
9e60352c
KB		 1985 spin_lock(&dev_list_lock);
1986 ns = bdev->bd_disk->private_data;
1987 if (!ns)
1988 ret = -ENXIO;
188c3568 1989 else if (!kref_get_unless_zero(&ns->kref))
9e60352c
KB		 1990 ret = -ENXIO;
1991 spin_unlock(&dev_list_lock);
1992
1993 return ret;
9ac27090
KB		 1994}
1995
9ac27090
KB		 1996static void nvme_release(struct gendisk *disk, fmode_t mode)
1997{
1998 struct nvme_ns *ns = disk->private_data;
188c3568 1999 kref_put(&ns->kref, nvme_free_ns);
9ac27090
KB		 2000}
2001
4cc09e2d
KB		 2002static int nvme_getgeo(struct block_device *bd, struct hd_geometry *geo)
2003{
2004 /* some standard values */
2005 geo->heads = 1 << 6;
2006 geo->sectors = 1 << 5;
2007 geo->cylinders = get_capacity(bd->bd_disk) >> 11;
2008 return 0;
2009}
2010
e1e5e564
KB		 2011static void nvme_config_discard(struct nvme_ns *ns)
2012{
2013 u32 logical_block_size = queue_logical_block_size(ns->queue);
2014 ns->queue->limits.discard_zeroes_data = 0;
2015 ns->queue->limits.discard_alignment = logical_block_size;
2016 ns->queue->limits.discard_granularity = logical_block_size;
2bb4cd5c 2017 blk_queue_max_discard_sectors(ns->queue, 0xffffffff);
e1e5e564
KB		 2018 queue_flag_set_unlocked(QUEUE_FLAG_DISCARD, ns->queue);
2019}
2020
1b9dbf7f
KB		 2021static int nvme_revalidate_disk(struct gendisk *disk)
2022{
2023 struct nvme_ns *ns = disk->private_data;
2024 struct nvme_dev *dev = ns->dev;
2025 struct nvme_id_ns *id;
a67a9513
KB		 2026 u8 lbaf, pi_type;
2027 u16 old_ms;
e1e5e564 2028 unsigned short bs;
1b9dbf7f 2029
d29ec824 2030 if (nvme_identify_ns(dev, ns->ns_id, &id)) {
a5768aa8
KB		 2031 dev_warn(dev->dev, "%s: Identify failure nvme%dn%d\n", __func__,
2032 dev->instance, ns->ns_id);
2033 return -ENODEV;
1b9dbf7f 2034 }
a5768aa8
KB		 2035 if (id->ncap == 0) {
2036 kfree(id);
2037 return -ENODEV;
e1e5e564 2038 }
1b9dbf7f 2039
ca064085
MB		 2040 if (nvme_nvm_ns_supported(ns, id) && ns->type != NVME_NS_LIGHTNVM) {
2041 if (nvme_nvm_register(ns->queue, disk->disk_name)) {
2042 dev_warn(dev->dev,
2043 "%s: LightNVM init failure\n", __func__);
2044 kfree(id);
2045 return -ENODEV;
2046 }
2047 ns->type = NVME_NS_LIGHTNVM;
2048 }
2049
e1e5e564
KB		 2050 old_ms = ns->ms;
2051 lbaf = id->flbas & NVME_NS_FLBAS_LBA_MASK;
1b9dbf7f 2052 ns->lba_shift = id->lbaf[lbaf].ds;
e1e5e564 2053 ns->ms = le16_to_cpu(id->lbaf[lbaf].ms);
a67a9513 2054 ns->ext = ns->ms && (id->flbas & NVME_NS_FLBAS_META_EXT);
e1e5e564
KB		 2055
2056 /*
2057 * If identify namespace failed, use default 512 byte block size so
2058 * block layer can use before failing read/write for 0 capacity.
2059 */
2060 if (ns->lba_shift == 0)
2061 ns->lba_shift = 9;
2062 bs = 1 << ns->lba_shift;
2063
2064 /* XXX: PI implementation requires metadata equal t10 pi tuple size */
2065 pi_type = ns->ms == sizeof(struct t10_pi_tuple) ?
2066 id->dps & NVME_NS_DPS_PI_MASK : 0;
2067
4cfc766e 2068 blk_mq_freeze_queue(disk->queue);
52b68d7e
KB		 2069 if (blk_get_integrity(disk) && (ns->pi_type != pi_type ||
2070 ns->ms != old_ms ||
e1e5e564 2071 bs != queue_logical_block_size(disk->queue) ||
a67a9513 2072 (ns->ms && ns->ext)))
e1e5e564
KB		 2073 blk_integrity_unregister(disk);
2074
2075 ns->pi_type = pi_type;
2076 blk_queue_logical_block_size(ns->queue, bs);
2077
25520d55 2078 if (ns->ms && !ns->ext)
e1e5e564
KB		 2079 nvme_init_integrity(ns);
2080
ca064085
MB		 2081 if ((ns->ms && !(ns->ms == 8 && ns->pi_type) &&
2082 !blk_get_integrity(disk)) ||
2083 ns->type == NVME_NS_LIGHTNVM)
e1e5e564
KB		 2084 set_capacity(disk, 0);
2085 else
2086 set_capacity(disk, le64_to_cpup(&id->nsze) << (ns->lba_shift - 9));
2087
2088 if (dev->oncs & NVME_CTRL_ONCS_DSM)
2089 nvme_config_discard(ns);
4cfc766e 2090 blk_mq_unfreeze_queue(disk->queue);
1b9dbf7f 2091
d29ec824 2092 kfree(id);
1b9dbf7f
KB		 2093 return 0;
2094}
2095
1d277a63
KB		 2096static char nvme_pr_type(enum pr_type type)
2097{
2098 switch (type) {
2099 case PR_WRITE_EXCLUSIVE:
2100 return 1;
2101 case PR_EXCLUSIVE_ACCESS:
2102 return 2;
2103 case PR_WRITE_EXCLUSIVE_REG_ONLY:
2104 return 3;
2105 case PR_EXCLUSIVE_ACCESS_REG_ONLY:
2106 return 4;
2107 case PR_WRITE_EXCLUSIVE_ALL_REGS:
2108 return 5;
2109 case PR_EXCLUSIVE_ACCESS_ALL_REGS:
2110 return 6;
2111 default:
2112 return 0;
2113 }
2114};
2115
2116static int nvme_pr_command(struct block_device *bdev, u32 cdw10,
2117 u64 key, u64 sa_key, u8 op)
2118{
2119 struct nvme_ns *ns = bdev->bd_disk->private_data;
2120 struct nvme_command c;
2121 u8 data[16] = { 0, };
2122
2123 put_unaligned_le64(key, &data[0]);
2124 put_unaligned_le64(sa_key, &data[8]);
2125
2126 memset(&c, 0, sizeof(c));
2127 c.common.opcode = op;
a6dd1020
CH		 2128 c.common.nsid = cpu_to_le32(ns->ns_id);
2129 c.common.cdw10[0] = cpu_to_le32(cdw10);
1d277a63
KB		 2130
2131 return nvme_submit_sync_cmd(ns->queue, &c, data, 16);
2132}
2133
2134static int nvme_pr_register(struct block_device *bdev, u64 old,
2135 u64 new, unsigned flags)
2136{
2137 u32 cdw10;
2138
2139 if (flags & ~PR_FL_IGNORE_KEY)
2140 return -EOPNOTSUPP;
2141
2142 cdw10 = old ? 2 : 0;
2143 cdw10 |= (flags & PR_FL_IGNORE_KEY) ? 1 << 3 : 0;
2144 cdw10 |= (1 << 30) | (1 << 31); /* PTPL=1 */
2145 return nvme_pr_command(bdev, cdw10, old, new, nvme_cmd_resv_register);
2146}
2147
2148static int nvme_pr_reserve(struct block_device *bdev, u64 key,
2149 enum pr_type type, unsigned flags)
2150{
2151 u32 cdw10;
2152
2153 if (flags & ~PR_FL_IGNORE_KEY)
2154 return -EOPNOTSUPP;
2155
2156 cdw10 = nvme_pr_type(type) << 8;
2157 cdw10 |= ((flags & PR_FL_IGNORE_KEY) ? 1 << 3 : 0);
2158 return nvme_pr_command(bdev, cdw10, key, 0, nvme_cmd_resv_acquire);
2159}
2160
2161static int nvme_pr_preempt(struct block_device *bdev, u64 old, u64 new,
2162 enum pr_type type, bool abort)
2163{
2164 u32 cdw10 = nvme_pr_type(type) << 8 | abort ? 2 : 1;
2165 return nvme_pr_command(bdev, cdw10, old, new, nvme_cmd_resv_acquire);
2166}
2167
2168static int nvme_pr_clear(struct block_device *bdev, u64 key)
2169{
73fcf4e2 2170 u32 cdw10 = 1 | (key ? 1 << 3 : 0);
1d277a63
KB		 2171 return nvme_pr_command(bdev, cdw10, key, 0, nvme_cmd_resv_register);
2172}
2173
2174static int nvme_pr_release(struct block_device *bdev, u64 key, enum pr_type type)
2175{
2176 u32 cdw10 = nvme_pr_type(type) << 8 | key ? 1 << 3 : 0;
2177 return nvme_pr_command(bdev, cdw10, key, 0, nvme_cmd_resv_release);
2178}
2179
2180static const struct pr_ops nvme_pr_ops = {
2181 .pr_register = nvme_pr_register,
2182 .pr_reserve = nvme_pr_reserve,
2183 .pr_release = nvme_pr_release,
2184 .pr_preempt = nvme_pr_preempt,
2185 .pr_clear = nvme_pr_clear,
2186};
2187
b60503ba
MW		 2188static const struct block_device_operations nvme_fops = {
2189 .owner = THIS_MODULE,
2190 .ioctl = nvme_ioctl,
320a3827 2191 .compat_ioctl = nvme_compat_ioctl,
9ac27090
KB		 2192 .open = nvme_open,
2193 .release = nvme_release,
4cc09e2d 2194 .getgeo = nvme_getgeo,
1b9dbf7f 2195 .revalidate_disk= nvme_revalidate_disk,
1d277a63 2196 .pr_ops = &nvme_pr_ops,
b60503ba
MW		 2197};
2198
1fa6aead
MW		 2199static int nvme_kthread(void *data)
2200{
d4b4ff8e 2201 struct nvme_dev *dev, *next;
1fa6aead
MW		 2202
2203 while (!kthread_should_stop()) {
564a232c 2204 set_current_state(TASK_INTERRUPTIBLE);
1fa6aead 2205 spin_lock(&dev_list_lock);
d4b4ff8e 2206 list_for_each_entry_safe(dev, next, &dev_list, node) {
1fa6aead 2207 int i;
dfbac8c7
KB		 2208 u32 csts = readl(&dev->bar->csts);
2209
2210 if ((dev->subsystem && (csts & NVME_CSTS_NSSRO)) ||
2211 csts & NVME_CSTS_CFS) {
90667892
CH		 2212 if (!__nvme_reset(dev)) {
2213 dev_warn(dev->dev,
2214 "Failed status: %x, reset controller\n",
2215 readl(&dev->bar->csts));
2216 }
d4b4ff8e
KB		 2217 continue;
2218 }
1fa6aead 2219 for (i = 0; i < dev->queue_count; i++) {
a4aea562 2220 struct nvme_queue *nvmeq = dev->queues[i];
740216fc
MW		 2221 if (!nvmeq)
2222 continue;
1fa6aead 2223 spin_lock_irq(&nvmeq->q_lock);
bc57a0f7 2224 nvme_process_cq(nvmeq);
6fccf938
KB		 2225
2226 while ((i == 0) && (dev->event_limit > 0)) {
a4aea562 2227 if (nvme_submit_async_admin_req(dev))
6fccf938
KB		 2228 break;
2229 dev->event_limit--;
2230 }
1fa6aead
MW		 2231 spin_unlock_irq(&nvmeq->q_lock);
2232 }
2233 }
2234 spin_unlock(&dev_list_lock);
acb7aa0d 2235 schedule_timeout(round_jiffies_relative(HZ));
1fa6aead
MW		 2236 }
2237 return 0;
2238}
2239
e1e5e564 2240static void nvme_alloc_ns(struct nvme_dev *dev, unsigned nsid)
b60503ba
MW		 2241{
2242 struct nvme_ns *ns;
2243 struct gendisk *disk;
e75ec752 2244 int node = dev_to_node(dev->dev);
b60503ba 2245
a4aea562 2246 ns = kzalloc_node(sizeof(*ns), GFP_KERNEL, node);
b60503ba 2247 if (!ns)
e1e5e564
KB		 2248 return;
2249
a4aea562 2250 ns->queue = blk_mq_init_queue(&dev->tagset);
9f173b33 2251 if (IS_ERR(ns->queue))
b60503ba 2252 goto out_free_ns;
4eeb9215
MW		 2253 queue_flag_set_unlocked(QUEUE_FLAG_NOMERGES, ns->queue);
2254 queue_flag_set_unlocked(QUEUE_FLAG_NONROT, ns->queue);
b60503ba
MW		 2255 ns->dev = dev;
2256 ns->queue->queuedata = ns;
2257
a4aea562 2258 disk = alloc_disk_node(0, node);
b60503ba
MW		 2259 if (!disk)
2260 goto out_free_queue;
a4aea562 2261
188c3568 2262 kref_init(&ns->kref);
5aff9382 2263 ns->ns_id = nsid;
b60503ba 2264 ns->disk = disk;
e1e5e564
KB		 2265 ns->lba_shift = 9; /* set to a default value for 512 until disk is validated */
2266 list_add_tail(&ns->list, &dev->namespaces);
2267
e9ef4636 2268 blk_queue_logical_block_size(ns->queue, 1 << ns->lba_shift);
e824410f 2269 if (dev->max_hw_sectors) {
8fc23e03 2270 blk_queue_max_hw_sectors(ns->queue, dev->max_hw_sectors);
e824410f 2271 blk_queue_max_segments(ns->queue,
6824c5ef 2272 (dev->max_hw_sectors / (dev->page_size >> 9)) + 1);
e824410f 2273 }
a4aea562
MB		 2274 if (dev->stripe_size)
2275 blk_queue_chunk_sectors(ns->queue, dev->stripe_size >> 9);
a7d2ce28
KB		 2276 if (dev->vwc & NVME_CTRL_VWC_PRESENT)
2277 blk_queue_flush(ns->queue, REQ_FLUSH | REQ_FUA);
03100aad 2278 blk_queue_virt_boundary(ns->queue, dev->page_size - 1);
b60503ba
MW		 2279
2280 disk->major = nvme_major;
469071a3 2281 disk->first_minor = 0;
b60503ba
MW		 2282 disk->fops = &nvme_fops;
2283 disk->private_data = ns;
2284 disk->queue = ns->queue;
b3fffdef 2285 disk->driverfs_dev = dev->device;
469071a3 2286 disk->flags = GENHD_FL_EXT_DEVT;
5aff9382 2287 sprintf(disk->disk_name, "nvme%dn%d", dev->instance, nsid);
b60503ba 2288
e1e5e564
KB		 2289 /*
2290 * Initialize capacity to 0 until we establish the namespace format and
2291 * setup integrity extentions if necessary. The revalidate_disk after
2292 * add_disk allows the driver to register with integrity if the format
2293 * requires it.
2294 */
2295 set_capacity(disk, 0);
a5768aa8
KB		 2296 if (nvme_revalidate_disk(ns->disk))
2297 goto out_free_disk;
2298
5105aa55 2299 kref_get(&dev->kref);
ca064085
MB		 2300 if (ns->type != NVME_NS_LIGHTNVM) {
2301 add_disk(ns->disk);
2302 if (ns->ms) {
2303 struct block_device *bd = bdget_disk(ns->disk, 0);
2304 if (!bd)
2305 return;
2306 if (blkdev_get(bd, FMODE_READ, NULL)) {
2307 bdput(bd);
2308 return;
2309 }
2310 blkdev_reread_part(bd);
2311 blkdev_put(bd, FMODE_READ);
7bee6074 2312 }
7bee6074 2313 }
e1e5e564 2314 return;
a5768aa8
KB		 2315 out_free_disk:
2316 kfree(disk);
2317 list_del(&ns->list);
b60503ba
MW		 2318 out_free_queue:
2319 blk_cleanup_queue(ns->queue);
2320 out_free_ns:
2321 kfree(ns);
b60503ba
MW		 2322}
2323
2659e57b
CH		 2324/*
2325 * Create I/O queues. Failing to create an I/O queue is not an issue,
2326 * we can continue with less than the desired amount of queues, and
2327 * even a controller without I/O queues an still be used to issue
2328 * admin commands. This might be useful to upgrade a buggy firmware
2329 * for example.
2330 */
42f61420
KB		 2331static void nvme_create_io_queues(struct nvme_dev *dev)
2332{
a4aea562 2333 unsigned i;
42f61420 2334
a4aea562 2335 for (i = dev->queue_count; i <= dev->max_qid; i++)
2b25d981 2336 if (!nvme_alloc_queue(dev, i, dev->q_depth))
42f61420
KB		 2337 break;
2338
a4aea562 2339 for (i = dev->online_queues; i <= dev->queue_count - 1; i++)
2659e57b
CH		 2340 if (nvme_create_queue(dev->queues[i], i)) {
2341 nvme_free_queues(dev, i);
42f61420 2342 break;
2659e57b 2343 }
42f61420
KB		 2344}
2345
b3b06812 2346static int set_queue_count(struct nvme_dev *dev, int count)
b60503ba
MW		 2347{
2348 int status;
2349 u32 result;
b3b06812 2350 u32 q_count = (count - 1) | ((count - 1) << 16);
b60503ba 2351
df348139 2352 status = nvme_set_features(dev, NVME_FEAT_NUM_QUEUES, q_count, 0,
bc5fc7e4 2353 &result);
27e8166c
MW		 2354 if (status < 0)
2355 return status;
2356 if (status > 0) {
e75ec752 2357 dev_err(dev->dev, "Could not set queue count (%d)\n", status);
badc34d4 2358 return 0;
27e8166c 2359 }
b60503ba
MW		 2360 return min(result & 0xffff, result >> 16) + 1;
2361}
2362
8ffaadf7
JD		 2363static void __iomem *nvme_map_cmb(struct nvme_dev *dev)
2364{
2365 u64 szu, size, offset;
2366 u32 cmbloc;
2367 resource_size_t bar_size;
2368 struct pci_dev *pdev = to_pci_dev(dev->dev);
2369 void __iomem *cmb;
2370 dma_addr_t dma_addr;
2371
2372 if (!use_cmb_sqes)
2373 return NULL;
2374
2375 dev->cmbsz = readl(&dev->bar->cmbsz);
2376 if (!(NVME_CMB_SZ(dev->cmbsz)))
2377 return NULL;
2378
2379 cmbloc = readl(&dev->bar->cmbloc);
2380
2381 szu = (u64)1 << (12 + 4 * NVME_CMB_SZU(dev->cmbsz));
2382 size = szu * NVME_CMB_SZ(dev->cmbsz);
2383 offset = szu * NVME_CMB_OFST(cmbloc);
2384 bar_size = pci_resource_len(pdev, NVME_CMB_BIR(cmbloc));
2385
2386 if (offset > bar_size)
2387 return NULL;
2388
2389 /*
2390 * Controllers may support a CMB size larger than their BAR,
2391 * for example, due to being behind a bridge. Reduce the CMB to
2392 * the reported size of the BAR
2393 */
2394 if (size > bar_size - offset)
2395 size = bar_size - offset;
2396
2397 dma_addr = pci_resource_start(pdev, NVME_CMB_BIR(cmbloc)) + offset;
2398 cmb = ioremap_wc(dma_addr, size);
2399 if (!cmb)
2400 return NULL;
2401
2402 dev->cmb_dma_addr = dma_addr;
2403 dev->cmb_size = size;
2404 return cmb;
2405}
2406
2407static inline void nvme_release_cmb(struct nvme_dev *dev)
2408{
2409 if (dev->cmb) {
2410 iounmap(dev->cmb);
2411 dev->cmb = NULL;
2412 }
2413}
2414
9d713c2b
KB		 2415static size_t db_bar_size(struct nvme_dev *dev, unsigned nr_io_queues)
2416{
b80d5ccc 2417 return 4096 + ((nr_io_queues + 1) * 8 * dev->db_stride);
9d713c2b
KB		 2418}
2419
8d85fce7 2420static int nvme_setup_io_queues(struct nvme_dev *dev)
b60503ba 2421{
a4aea562 2422 struct nvme_queue *adminq = dev->queues[0];
e75ec752 2423 struct pci_dev *pdev = to_pci_dev(dev->dev);
42f61420 2424 int result, i, vecs, nr_io_queues, size;
b60503ba 2425
42f61420 2426 nr_io_queues = num_possible_cpus();
b348b7d5 2427 result = set_queue_count(dev, nr_io_queues);
badc34d4 2428 if (result <= 0)
1b23484b 2429 return result;
b348b7d5
MW		 2430 if (result < nr_io_queues)
2431 nr_io_queues = result;
b60503ba 2432
8ffaadf7
JD		 2433 if (dev->cmb && NVME_CMB_SQS(dev->cmbsz)) {
2434 result = nvme_cmb_qdepth(dev, nr_io_queues,
2435 sizeof(struct nvme_command));
2436 if (result > 0)
2437 dev->q_depth = result;
2438 else
2439 nvme_release_cmb(dev);
2440 }
2441
9d713c2b
KB		 2442 size = db_bar_size(dev, nr_io_queues);
2443 if (size > 8192) {
f1938f6e 2444 iounmap(dev->bar);
9d713c2b
KB		 2445 do {
2446 dev->bar = ioremap(pci_resource_start(pdev, 0), size);
2447 if (dev->bar)
2448 break;
2449 if (!--nr_io_queues)
2450 return -ENOMEM;
2451 size = db_bar_size(dev, nr_io_queues);
2452 } while (1);
f1938f6e 2453 dev->dbs = ((void __iomem *)dev->bar) + 4096;
5a92e700 2454 adminq->q_db = dev->dbs;
f1938f6e
MW		 2455 }
2456
9d713c2b 2457 /* Deregister the admin queue's interrupt */
3193f07b 2458 free_irq(dev->entry[0].vector, adminq);
9d713c2b 2459
e32efbfc
JA		 2460 /*
2461 * If we enable msix early due to not intx, disable it again before
2462 * setting up the full range we need.
2463 */
2464 if (!pdev->irq)
2465 pci_disable_msix(pdev);
2466
be577fab 2467 for (i = 0; i < nr_io_queues; i++)
1b23484b 2468 dev->entry[i].entry = i;
be577fab
AG		 2469 vecs = pci_enable_msix_range(pdev, dev->entry, 1, nr_io_queues);
2470 if (vecs < 0) {
2471 vecs = pci_enable_msi_range(pdev, 1, min(nr_io_queues, 32));
2472 if (vecs < 0) {
2473 vecs = 1;
2474 } else {
2475 for (i = 0; i < vecs; i++)
2476 dev->entry[i].vector = i + pdev->irq;
fa08a396
RRG		 2477 }
2478 }
2479
063a8096
MW		 2480 /*
2481 * Should investigate if there's a performance win from allocating
2482 * more queues than interrupt vectors; it might allow the submission
2483 * path to scale better, even if the receive path is limited by the
2484 * number of interrupts.
2485 */
2486 nr_io_queues = vecs;
42f61420 2487 dev->max_qid = nr_io_queues;
063a8096 2488
3193f07b 2489 result = queue_request_irq(dev, adminq, adminq->irqname);
758dd7fd
JD		 2490 if (result) {
2491 adminq->cq_vector = -1;
22404274 2492 goto free_queues;
758dd7fd 2493 }
1b23484b 2494
cd638946 2495 /* Free previously allocated queues that are no longer usable */
42f61420 2496 nvme_free_queues(dev, nr_io_queues + 1);
a4aea562 2497 nvme_create_io_queues(dev);
9ecdc946 2498
22404274 2499 return 0;
b60503ba 2500
22404274 2501 free_queues:
a1a5ef99 2502 nvme_free_queues(dev, 1);
22404274 2503 return result;
b60503ba
MW		 2504}
2505
a5768aa8
KB		 2506static int ns_cmp(void *priv, struct list_head *a, struct list_head *b)
2507{
2508 struct nvme_ns *nsa = container_of(a, struct nvme_ns, list);
2509 struct nvme_ns *nsb = container_of(b, struct nvme_ns, list);
2510
2511 return nsa->ns_id - nsb->ns_id;
2512}
2513
2514static struct nvme_ns *nvme_find_ns(struct nvme_dev *dev, unsigned nsid)
2515{
2516 struct nvme_ns *ns;
2517
2518 list_for_each_entry(ns, &dev->namespaces, list) {
2519 if (ns->ns_id == nsid)
2520 return ns;
2521 if (ns->ns_id > nsid)
2522 break;
2523 }
2524 return NULL;
2525}
2526
2527static inline bool nvme_io_incapable(struct nvme_dev *dev)
2528{
2529 return (!dev->bar || readl(&dev->bar->csts) & NVME_CSTS_CFS ||
2530 dev->online_queues < 2);
2531}
2532
2533static void nvme_ns_remove(struct nvme_ns *ns)
2534{
2535 bool kill = nvme_io_incapable(ns->dev) && !blk_queue_dying(ns->queue);
2536
2537 if (kill)
2538 blk_set_queue_dying(ns->queue);
9609b994 2539 if (ns->disk->flags & GENHD_FL_UP)
a5768aa8 2540 del_gendisk(ns->disk);
a5768aa8
KB		 2541 if (kill || !blk_queue_dying(ns->queue)) {
2542 blk_mq_abort_requeue_list(ns->queue);
2543 blk_cleanup_queue(ns->queue);
5105aa55
KB		 2544 }
2545 list_del_init(&ns->list);
2546 kref_put(&ns->kref, nvme_free_ns);
a5768aa8
KB		 2547}
2548
2549static void nvme_scan_namespaces(struct nvme_dev *dev, unsigned nn)
2550{
2551 struct nvme_ns *ns, *next;
2552 unsigned i;
2553
2554 for (i = 1; i <= nn; i++) {
2555 ns = nvme_find_ns(dev, i);
2556 if (ns) {
5105aa55 2557 if (revalidate_disk(ns->disk))
a5768aa8 2558 nvme_ns_remove(ns);
a5768aa8
KB		 2559 } else
2560 nvme_alloc_ns(dev, i);
2561 }
2562 list_for_each_entry_safe(ns, next, &dev->namespaces, list) {
5105aa55 2563 if (ns->ns_id > nn)
a5768aa8 2564 nvme_ns_remove(ns);
a5768aa8
KB		 2565 }
2566 list_sort(NULL, &dev->namespaces, ns_cmp);
2567}
2568
bda4e0fb
KB		 2569static void nvme_set_irq_hints(struct nvme_dev *dev)
2570{
2571 struct nvme_queue *nvmeq;
2572 int i;
2573
2574 for (i = 0; i < dev->online_queues; i++) {
2575 nvmeq = dev->queues[i];
2576
2577 if (!nvmeq->tags || !(*nvmeq->tags))
2578 continue;
2579
2580 irq_set_affinity_hint(dev->entry[nvmeq->cq_vector].vector,
2581 blk_mq_tags_cpumask(*nvmeq->tags));
2582 }
2583}
2584
a5768aa8
KB		 2585static void nvme_dev_scan(struct work_struct *work)
2586{
2587 struct nvme_dev *dev = container_of(work, struct nvme_dev, scan_work);
2588 struct nvme_id_ctrl *ctrl;
2589
2590 if (!dev->tagset.tags)
2591 return;
2592 if (nvme_identify_ctrl(dev, &ctrl))
2593 return;
2594 nvme_scan_namespaces(dev, le32_to_cpup(&ctrl->nn));
2595 kfree(ctrl);
bda4e0fb 2596 nvme_set_irq_hints(dev);
a5768aa8
KB		 2597}
2598
422ef0c7
MW		 2599/*
2600 * Return: error value if an error occurred setting up the queues or calling
2601 * Identify Device. 0 if these succeeded, even if adding some of the
2602 * namespaces failed. At the moment, these failures are silent. TBD which
2603 * failures should be reported.
2604 */
8d85fce7 2605static int nvme_dev_add(struct nvme_dev *dev)
b60503ba 2606{
e75ec752 2607 struct pci_dev *pdev = to_pci_dev(dev->dev);
c3bfe717 2608 int res;
51814232 2609 struct nvme_id_ctrl *ctrl;
a310acd7 2610 int shift = NVME_CAP_MPSMIN(lo_hi_readq(&dev->bar->cap)) + 12;
b60503ba 2611
d29ec824 2612 res = nvme_identify_ctrl(dev, &ctrl);
b60503ba 2613 if (res) {
e75ec752 2614 dev_err(dev->dev, "Identify Controller failed (%d)\n", res);
e1e5e564 2615 return -EIO;
b60503ba
MW		 2616 }
2617
0e5e4f0e 2618 dev->oncs = le16_to_cpup(&ctrl->oncs);
c30341dc 2619 dev->abort_limit = ctrl->acl + 1;
a7d2ce28 2620 dev->vwc = ctrl->vwc;
51814232
MW		 2621 memcpy(dev->serial, ctrl->sn, sizeof(ctrl->sn));
2622 memcpy(dev->model, ctrl->mn, sizeof(ctrl->mn));
2623 memcpy(dev->firmware_rev, ctrl->fr, sizeof(ctrl->fr));
159b67d7 2624 if (ctrl->mdts)
8fc23e03 2625 dev->max_hw_sectors = 1 << (ctrl->mdts + shift - 9);
b12363d0
S		 2626 else
2627 dev->max_hw_sectors = UINT_MAX;
68608c26 2628 if ((pdev->vendor == PCI_VENDOR_ID_INTEL) &&
a4aea562
MB		 2629 (pdev->device == 0x0953) && ctrl->vs[3]) {
2630 unsigned int max_hw_sectors;
2631
159b67d7 2632 dev->stripe_size = 1 << (ctrl->vs[3] + shift);
a4aea562
MB		 2633 max_hw_sectors = dev->stripe_size >> (shift - 9);
2634 if (dev->max_hw_sectors) {
2635 dev->max_hw_sectors = min(max_hw_sectors,
2636 dev->max_hw_sectors);
2637 } else
2638 dev->max_hw_sectors = max_hw_sectors;
2639 }
d29ec824 2640 kfree(ctrl);
a4aea562 2641
ffe7704d
KB		 2642 if (!dev->tagset.tags) {
2643 dev->tagset.ops = &nvme_mq_ops;
2644 dev->tagset.nr_hw_queues = dev->online_queues - 1;
2645 dev->tagset.timeout = NVME_IO_TIMEOUT;
2646 dev->tagset.numa_node = dev_to_node(dev->dev);
2647 dev->tagset.queue_depth =
a4aea562 2648 min_t(int, dev->q_depth, BLK_MQ_MAX_DEPTH) - 1;
ffe7704d
KB		 2649 dev->tagset.cmd_size = nvme_cmd_size(dev);
2650 dev->tagset.flags = BLK_MQ_F_SHOULD_MERGE;
2651 dev->tagset.driver_data = dev;
b60503ba 2652
ffe7704d
KB		 2653 if (blk_mq_alloc_tag_set(&dev->tagset))
2654 return 0;
2655 }
a5768aa8 2656 schedule_work(&dev->scan_work);
e1e5e564 2657 return 0;
b60503ba
MW		 2658}
2659
0877cb0d
KB		 2660static int nvme_dev_map(struct nvme_dev *dev)
2661{
42f61420 2662 u64 cap;
0877cb0d 2663 int bars, result = -ENOMEM;
e75ec752 2664 struct pci_dev *pdev = to_pci_dev(dev->dev);
0877cb0d
KB		 2665
2666 if (pci_enable_device_mem(pdev))
2667 return result;
2668
2669 dev->entry[0].vector = pdev->irq;
2670 pci_set_master(pdev);
2671 bars = pci_select_bars(pdev, IORESOURCE_MEM);
be7837e8
JA		 2672 if (!bars)
2673 goto disable_pci;
2674
0877cb0d
KB		 2675 if (pci_request_selected_regions(pdev, bars, "nvme"))
2676 goto disable_pci;
2677
e75ec752
CH		 2678 if (dma_set_mask_and_coherent(dev->dev, DMA_BIT_MASK(64)) &&
2679 dma_set_mask_and_coherent(dev->dev, DMA_BIT_MASK(32)))
052d0efa 2680 goto disable;
0877cb0d 2681
0877cb0d
KB		 2682 dev->bar = ioremap(pci_resource_start(pdev, 0), 8192);
2683 if (!dev->bar)
2684 goto disable;
e32efbfc 2685
0e53d180
KB		 2686 if (readl(&dev->bar->csts) == -1) {
2687 result = -ENODEV;
2688 goto unmap;
2689 }
e32efbfc
JA		 2690
2691 /*
2692 * Some devices don't advertse INTx interrupts, pre-enable a single
2693 * MSIX vec for setup. We'll adjust this later.
2694 */
2695 if (!pdev->irq) {
2696 result = pci_enable_msix(pdev, dev->entry, 1);
2697 if (result < 0)
2698 goto unmap;
2699 }
2700
a310acd7 2701 cap = lo_hi_readq(&dev->bar->cap);
42f61420
KB		 2702 dev->q_depth = min_t(int, NVME_CAP_MQES(cap) + 1, NVME_Q_DEPTH);
2703 dev->db_stride = 1 << NVME_CAP_STRIDE(cap);
0877cb0d 2704 dev->dbs = ((void __iomem *)dev->bar) + 4096;
8ffaadf7
JD		 2705 if (readl(&dev->bar->vs) >= NVME_VS(1, 2))
2706 dev->cmb = nvme_map_cmb(dev);
0877cb0d
KB		 2707
2708 return 0;
2709
0e53d180
KB		 2710 unmap:
2711 iounmap(dev->bar);
2712 dev->bar = NULL;
0877cb0d
KB		 2713 disable:
2714 pci_release_regions(pdev);
2715 disable_pci:
2716 pci_disable_device(pdev);
2717 return result;
2718}
2719
2720static void nvme_dev_unmap(struct nvme_dev *dev)
2721{
e75ec752
CH		 2722 struct pci_dev *pdev = to_pci_dev(dev->dev);
2723
2724 if (pdev->msi_enabled)
2725 pci_disable_msi(pdev);
2726 else if (pdev->msix_enabled)
2727 pci_disable_msix(pdev);
0877cb0d
KB		 2728
2729 if (dev->bar) {
2730 iounmap(dev->bar);
2731 dev->bar = NULL;
e75ec752 2732 pci_release_regions(pdev);
0877cb0d
KB		 2733 }
2734
e75ec752
CH		 2735 if (pci_is_enabled(pdev))
2736 pci_disable_device(pdev);
0877cb0d
KB		 2737}
2738
4d115420
KB		 2739struct nvme_delq_ctx {
2740 struct task_struct *waiter;
2741 struct kthread_worker *worker;
2742 atomic_t refcount;
2743};
2744
2745static void nvme_wait_dq(struct nvme_delq_ctx *dq, struct nvme_dev *dev)
2746{
2747 dq->waiter = current;
2748 mb();
2749
2750 for (;;) {
2751 set_current_state(TASK_KILLABLE);
2752 if (!atomic_read(&dq->refcount))
2753 break;
2754 if (!schedule_timeout(ADMIN_TIMEOUT) ||
2755 fatal_signal_pending(current)) {
0fb59cbc
KB		 2756 /*
2757 * Disable the controller first since we can't trust it
2758 * at this point, but leave the admin queue enabled
2759 * until all queue deletion requests are flushed.
2760 * FIXME: This may take a while if there are more h/w
2761 * queues than admin tags.
2762 */
4d115420 2763 set_current_state(TASK_RUNNING);
a310acd7 2764 nvme_disable_ctrl(dev, lo_hi_readq(&dev->bar->cap));
0fb59cbc 2765 nvme_clear_queue(dev->queues[0]);
4d115420 2766 flush_kthread_worker(dq->worker);
0fb59cbc 2767 nvme_disable_queue(dev, 0);
4d115420
KB		 2768 return;
2769 }
2770 }
2771 set_current_state(TASK_RUNNING);
2772}
2773
2774static void nvme_put_dq(struct nvme_delq_ctx *dq)
2775{
2776 atomic_dec(&dq->refcount);
2777 if (dq->waiter)
2778 wake_up_process(dq->waiter);
2779}
2780
2781static struct nvme_delq_ctx *nvme_get_dq(struct nvme_delq_ctx *dq)
2782{
2783 atomic_inc(&dq->refcount);
2784 return dq;
2785}
2786
2787static void nvme_del_queue_end(struct nvme_queue *nvmeq)
2788{
2789 struct nvme_delq_ctx *dq = nvmeq->cmdinfo.ctx;
4d115420 2790 nvme_put_dq(dq);
604e8c8d
KB		 2791
2792 spin_lock_irq(&nvmeq->q_lock);
2793 nvme_process_cq(nvmeq);
2794 spin_unlock_irq(&nvmeq->q_lock);
4d115420
KB		 2795}
2796
2797static int adapter_async_del_queue(struct nvme_queue *nvmeq, u8 opcode,
2798 kthread_work_func_t fn)
2799{
2800 struct nvme_command c;
2801
2802 memset(&c, 0, sizeof(c));
2803 c.delete_queue.opcode = opcode;
2804 c.delete_queue.qid = cpu_to_le16(nvmeq->qid);
2805
2806 init_kthread_work(&nvmeq->cmdinfo.work, fn);
a4aea562
MB		 2807 return nvme_submit_admin_async_cmd(nvmeq->dev, &c, &nvmeq->cmdinfo,
2808 ADMIN_TIMEOUT);
4d115420
KB		 2809}
2810
2811static void nvme_del_cq_work_handler(struct kthread_work *work)
2812{
2813 struct nvme_queue *nvmeq = container_of(work, struct nvme_queue,
2814 cmdinfo.work);
2815 nvme_del_queue_end(nvmeq);
2816}
2817
2818static int nvme_delete_cq(struct nvme_queue *nvmeq)
2819{
2820 return adapter_async_del_queue(nvmeq, nvme_admin_delete_cq,
2821 nvme_del_cq_work_handler);
2822}
2823
2824static void nvme_del_sq_work_handler(struct kthread_work *work)
2825{
2826 struct nvme_queue *nvmeq = container_of(work, struct nvme_queue,
2827 cmdinfo.work);
2828 int status = nvmeq->cmdinfo.status;
2829
2830 if (!status)
2831 status = nvme_delete_cq(nvmeq);
2832 if (status)
2833 nvme_del_queue_end(nvmeq);
2834}
2835
2836static int nvme_delete_sq(struct nvme_queue *nvmeq)
2837{
2838 return adapter_async_del_queue(nvmeq, nvme_admin_delete_sq,
2839 nvme_del_sq_work_handler);
2840}
2841
2842static void nvme_del_queue_start(struct kthread_work *work)
2843{
2844 struct nvme_queue *nvmeq = container_of(work, struct nvme_queue,
2845 cmdinfo.work);
4d115420
KB		 2846 if (nvme_delete_sq(nvmeq))
2847 nvme_del_queue_end(nvmeq);
2848}
2849
2850static void nvme_disable_io_queues(struct nvme_dev *dev)
2851{
2852 int i;
2853 DEFINE_KTHREAD_WORKER_ONSTACK(worker);
2854 struct nvme_delq_ctx dq;
2855 struct task_struct *kworker_task = kthread_run(kthread_worker_fn,
2856 &worker, "nvme%d", dev->instance);
2857
2858 if (IS_ERR(kworker_task)) {
e75ec752 2859 dev_err(dev->dev,
4d115420
KB		 2860 "Failed to create queue del task\n");
2861 for (i = dev->queue_count - 1; i > 0; i--)
2862 nvme_disable_queue(dev, i);
2863 return;
2864 }
2865
2866 dq.waiter = NULL;
2867 atomic_set(&dq.refcount, 0);
2868 dq.worker = &worker;
2869 for (i = dev->queue_count - 1; i > 0; i--) {
a4aea562 2870 struct nvme_queue *nvmeq = dev->queues[i];
4d115420
KB		 2871
2872 if (nvme_suspend_queue(nvmeq))
2873 continue;
2874 nvmeq->cmdinfo.ctx = nvme_get_dq(&dq);
2875 nvmeq->cmdinfo.worker = dq.worker;
2876 init_kthread_work(&nvmeq->cmdinfo.work, nvme_del_queue_start);
2877 queue_kthread_work(dq.worker, &nvmeq->cmdinfo.work);
2878 }
2879 nvme_wait_dq(&dq, dev);
2880 kthread_stop(kworker_task);
2881}
2882
b9afca3e
DM		 2883/*
2884* Remove the node from the device list and check
2885* for whether or not we need to stop the nvme_thread.
2886*/
2887static void nvme_dev_list_remove(struct nvme_dev *dev)
2888{
2889 struct task_struct *tmp = NULL;
2890
2891 spin_lock(&dev_list_lock);
2892 list_del_init(&dev->node);
2893 if (list_empty(&dev_list) && !IS_ERR_OR_NULL(nvme_thread)) {
2894 tmp = nvme_thread;
2895 nvme_thread = NULL;
2896 }
2897 spin_unlock(&dev_list_lock);
2898
2899 if (tmp)
2900 kthread_stop(tmp);
2901}
2902
c9d3bf88
KB		 2903static void nvme_freeze_queues(struct nvme_dev *dev)
2904{
2905 struct nvme_ns *ns;
2906
2907 list_for_each_entry(ns, &dev->namespaces, list) {
2908 blk_mq_freeze_queue_start(ns->queue);
2909
cddcd72b 2910 spin_lock_irq(ns->queue->queue_lock);
c9d3bf88 2911 queue_flag_set(QUEUE_FLAG_STOPPED, ns->queue);
cddcd72b 2912 spin_unlock_irq(ns->queue->queue_lock);
c9d3bf88
KB		 2913
2914 blk_mq_cancel_requeue_work(ns->queue);
2915 blk_mq_stop_hw_queues(ns->queue);
2916 }
2917}
2918
2919static void nvme_unfreeze_queues(struct nvme_dev *dev)
2920{
2921 struct nvme_ns *ns;
2922
2923 list_for_each_entry(ns, &dev->namespaces, list) {
2924 queue_flag_clear_unlocked(QUEUE_FLAG_STOPPED, ns->queue);
2925 blk_mq_unfreeze_queue(ns->queue);
2926 blk_mq_start_stopped_hw_queues(ns->queue, true);
2927 blk_mq_kick_requeue_list(ns->queue);
2928 }
2929}
2930
f0b50732 2931static void nvme_dev_shutdown(struct nvme_dev *dev)
b60503ba 2932{
22404274 2933 int i;
7c1b2450 2934 u32 csts = -1;
22404274 2935
b9afca3e 2936 nvme_dev_list_remove(dev);
1fa6aead 2937
c9d3bf88
KB		 2938 if (dev->bar) {
2939 nvme_freeze_queues(dev);
7c1b2450 2940 csts = readl(&dev->bar->csts);
c9d3bf88 2941 }
7c1b2450 2942 if (csts & NVME_CSTS_CFS || !(csts & NVME_CSTS_RDY)) {
4d115420 2943 for (i = dev->queue_count - 1; i >= 0; i--) {
a4aea562 2944 struct nvme_queue *nvmeq = dev->queues[i];
4d115420 2945 nvme_suspend_queue(nvmeq);
4d115420
KB		 2946 }
2947 } else {
2948 nvme_disable_io_queues(dev);
1894d8f1 2949 nvme_shutdown_ctrl(dev);
4d115420
KB		 2950 nvme_disable_queue(dev, 0);
2951 }
f0b50732 2952 nvme_dev_unmap(dev);
07836e65
KB		 2953
2954 for (i = dev->queue_count - 1; i >= 0; i--)
2955 nvme_clear_queue(dev->queues[i]);
f0b50732
KB		 2956}
2957
2958static void nvme_dev_remove(struct nvme_dev *dev)
2959{
5105aa55 2960 struct nvme_ns *ns, *next;
f0b50732 2961
5105aa55 2962 list_for_each_entry_safe(ns, next, &dev->namespaces, list)
a5768aa8 2963 nvme_ns_remove(ns);
b60503ba
MW		 2964}
2965
091b6092
MW		 2966static int nvme_setup_prp_pools(struct nvme_dev *dev)
2967{
e75ec752 2968 dev->prp_page_pool = dma_pool_create("prp list page", dev->dev,
091b6092
MW		 2969 PAGE_SIZE, PAGE_SIZE, 0);
2970 if (!dev->prp_page_pool)
2971 return -ENOMEM;
2972
99802a7a 2973 /* Optimisation for I/Os between 4k and 128k */
e75ec752 2974 dev->prp_small_pool = dma_pool_create("prp list 256", dev->dev,
99802a7a
MW		 2975 256, 256, 0);
2976 if (!dev->prp_small_pool) {
2977 dma_pool_destroy(dev->prp_page_pool);
2978 return -ENOMEM;
2979 }
091b6092
MW		 2980 return 0;
2981}
2982
2983static void nvme_release_prp_pools(struct nvme_dev *dev)
2984{
2985 dma_pool_destroy(dev->prp_page_pool);
99802a7a 2986 dma_pool_destroy(dev->prp_small_pool);
091b6092
MW		 2987}
2988
cd58ad7d
QSA		 2989static DEFINE_IDA(nvme_instance_ida);
2990
2991static int nvme_set_instance(struct nvme_dev *dev)
b60503ba 2992{
cd58ad7d
QSA		 2993 int instance, error;
2994
2995 do {
2996 if (!ida_pre_get(&nvme_instance_ida, GFP_KERNEL))
2997 return -ENODEV;
2998
2999 spin_lock(&dev_list_lock);
3000 error = ida_get_new(&nvme_instance_ida, &instance);
3001 spin_unlock(&dev_list_lock);
3002 } while (error == -EAGAIN);
3003
3004 if (error)
3005 return -ENODEV;
3006
3007 dev->instance = instance;
3008 return 0;
b60503ba
MW		 3009}
3010
3011static void nvme_release_instance(struct nvme_dev *dev)
3012{
cd58ad7d
QSA		 3013 spin_lock(&dev_list_lock);
3014 ida_remove(&nvme_instance_ida, dev->instance);
3015 spin_unlock(&dev_list_lock);
b60503ba
MW		 3016}
3017
5e82e952
KB		 3018static void nvme_free_dev(struct kref *kref)
3019{
3020 struct nvme_dev *dev = container_of(kref, struct nvme_dev, kref);
9ac27090 3021
e75ec752 3022 put_device(dev->dev);
b3fffdef 3023 put_device(dev->device);
285dffc9 3024 nvme_release_instance(dev);
4af0e21c
KB		 3025 if (dev->tagset.tags)
3026 blk_mq_free_tag_set(&dev->tagset);
3027 if (dev->admin_q)
3028 blk_put_queue(dev->admin_q);
5e82e952
KB		 3029 kfree(dev->queues);
3030 kfree(dev->entry);
3031 kfree(dev);
3032}
3033
3034static int nvme_dev_open(struct inode *inode, struct file *f)
3035{
b3fffdef
KB		 3036 struct nvme_dev *dev;
3037 int instance = iminor(inode);
3038 int ret = -ENODEV;
3039
3040 spin_lock(&dev_list_lock);
3041 list_for_each_entry(dev, &dev_list, node) {
3042 if (dev->instance == instance) {
2e1d8448
KB		 3043 if (!dev->admin_q) {
3044 ret = -EWOULDBLOCK;
3045 break;
3046 }
b3fffdef
KB		 3047 if (!kref_get_unless_zero(&dev->kref))
3048 break;
3049 f->private_data = dev;
3050 ret = 0;
3051 break;
3052 }
3053 }
3054 spin_unlock(&dev_list_lock);
3055
3056 return ret;
5e82e952
KB		 3057}
3058
3059static int nvme_dev_release(struct inode *inode, struct file *f)
3060{
3061 struct nvme_dev *dev = f->private_data;
3062 kref_put(&dev->kref, nvme_free_dev);
3063 return 0;
3064}
3065
3066static long nvme_dev_ioctl(struct file *f, unsigned int cmd, unsigned long arg)
3067{
3068 struct nvme_dev *dev = f->private_data;
a4aea562
MB		 3069 struct nvme_ns *ns;
3070
5e82e952
KB		 3071 switch (cmd) {
3072 case NVME_IOCTL_ADMIN_CMD:
a4aea562 3073 return nvme_user_cmd(dev, NULL, (void __user *)arg);
7963e521 3074 case NVME_IOCTL_IO_CMD:
a4aea562
MB		 3075 if (list_empty(&dev->namespaces))
3076 return -ENOTTY;
3077 ns = list_first_entry(&dev->namespaces, struct nvme_ns, list);
3078 return nvme_user_cmd(dev, ns, (void __user *)arg);
4cc06521
KB		 3079 case NVME_IOCTL_RESET:
3080 dev_warn(dev->dev, "resetting controller\n");
3081 return nvme_reset(dev);
81f03fed
JD		 3082 case NVME_IOCTL_SUBSYS_RESET:
3083 return nvme_subsys_reset(dev);
5e82e952
KB		 3084 default:
3085 return -ENOTTY;
3086 }
3087}
3088
3089static const struct file_operations nvme_dev_fops = {
3090 .owner = THIS_MODULE,
3091 .open = nvme_dev_open,
3092 .release = nvme_dev_release,
3093 .unlocked_ioctl = nvme_dev_ioctl,
3094 .compat_ioctl = nvme_dev_ioctl,
3095};
3096
3cf519b5 3097static void nvme_probe_work(struct work_struct *work)
f0b50732 3098{
3cf519b5 3099 struct nvme_dev *dev = container_of(work, struct nvme_dev, probe_work);
b9afca3e 3100 bool start_thread = false;
3cf519b5 3101 int result;
f0b50732
KB		 3102
3103 result = nvme_dev_map(dev);
3104 if (result)
3cf519b5 3105 goto out;
f0b50732
KB		 3106
3107 result = nvme_configure_admin_queue(dev);
3108 if (result)
3109 goto unmap;
3110
3111 spin_lock(&dev_list_lock);
b9afca3e
DM		 3112 if (list_empty(&dev_list) && IS_ERR_OR_NULL(nvme_thread)) {
3113 start_thread = true;
3114 nvme_thread = NULL;
3115 }
f0b50732
KB		 3116 list_add(&dev->node, &dev_list);
3117 spin_unlock(&dev_list_lock);
3118
b9afca3e
DM		 3119 if (start_thread) {
3120 nvme_thread = kthread_run(nvme_kthread, NULL, "nvme");
387caa5a 3121 wake_up_all(&nvme_kthread_wait);
b9afca3e
DM		 3122 } else
3123 wait_event_killable(nvme_kthread_wait, nvme_thread);
3124
3125 if (IS_ERR_OR_NULL(nvme_thread)) {
3126 result = nvme_thread ? PTR_ERR(nvme_thread) : -EINTR;
3127 goto disable;
3128 }
a4aea562
MB		 3129
3130 nvme_init_queue(dev->queues[0], 0);
0fb59cbc
KB		 3131 result = nvme_alloc_admin_tags(dev);
3132 if (result)
3133 goto disable;
b9afca3e 3134
f0b50732 3135 result = nvme_setup_io_queues(dev);
badc34d4 3136 if (result)
0fb59cbc 3137 goto free_tags;
f0b50732 3138
1efccc9d 3139 dev->event_limit = 1;
3cf519b5 3140
2659e57b
CH		 3141 /*
3142 * Keep the controller around but remove all namespaces if we don't have
3143 * any working I/O queue.
3144 */
3cf519b5
CH		 3145 if (dev->online_queues < 2) {
3146 dev_warn(dev->dev, "IO queues not created\n");
3cf519b5
CH		 3147 nvme_dev_remove(dev);
3148 } else {
3149 nvme_unfreeze_queues(dev);
3150 nvme_dev_add(dev);
3151 }
3152
3153 return;
f0b50732 3154
0fb59cbc
KB		 3155 free_tags:
3156 nvme_dev_remove_admin(dev);
4af0e21c
KB		 3157 blk_put_queue(dev->admin_q);
3158 dev->admin_q = NULL;
3159 dev->queues[0]->tags = NULL;
f0b50732 3160 disable:
a1a5ef99 3161 nvme_disable_queue(dev, 0);
b9afca3e 3162 nvme_dev_list_remove(dev);
f0b50732
KB		 3163 unmap:
3164 nvme_dev_unmap(dev);
3cf519b5
CH		 3165 out:
3166 if (!work_busy(&dev->reset_work))
3167 nvme_dead_ctrl(dev);
f0b50732
KB		 3168}
3169
9a6b9458
KB		 3170static int nvme_remove_dead_ctrl(void *arg)
3171{
3172 struct nvme_dev *dev = (struct nvme_dev *)arg;
e75ec752 3173 struct pci_dev *pdev = to_pci_dev(dev->dev);
9a6b9458
KB		 3174
3175 if (pci_get_drvdata(pdev))
c81f4975 3176 pci_stop_and_remove_bus_device_locked(pdev);
9a6b9458
KB		 3177 kref_put(&dev->kref, nvme_free_dev);
3178 return 0;
3179}
3180
de3eff2b
KB		 3181static void nvme_dead_ctrl(struct nvme_dev *dev)
3182{
3183 dev_warn(dev->dev, "Device failed to resume\n");
3184 kref_get(&dev->kref);
3185 if (IS_ERR(kthread_run(nvme_remove_dead_ctrl, dev, "nvme%d",
3186 dev->instance))) {
3187 dev_err(dev->dev,
3188 "Failed to start controller remove task\n");
3189 kref_put(&dev->kref, nvme_free_dev);
3190 }
3191}
3192
77b50d9e 3193static void nvme_reset_work(struct work_struct *ws)
9a6b9458 3194{
77b50d9e 3195 struct nvme_dev *dev = container_of(ws, struct nvme_dev, reset_work);
ffe7704d
KB		 3196 bool in_probe = work_busy(&dev->probe_work);
3197
9a6b9458 3198 nvme_dev_shutdown(dev);
ffe7704d
KB		 3199
3200 /* Synchronize with device probe so that work will see failure status
3201 * and exit gracefully without trying to schedule another reset */
3202 flush_work(&dev->probe_work);
3203
3204 /* Fail this device if reset occured during probe to avoid
3205 * infinite initialization loops. */
3206 if (in_probe) {
de3eff2b 3207 nvme_dead_ctrl(dev);
ffe7704d 3208 return;
9a6b9458 3209 }
ffe7704d
KB		 3210 /* Schedule device resume asynchronously so the reset work is available
3211 * to cleanup errors that may occur during reinitialization */
3212 schedule_work(&dev->probe_work);
9a6b9458
KB		 3213}
3214
90667892 3215static int __nvme_reset(struct nvme_dev *dev)
9ca97374 3216{
90667892
CH		 3217 if (work_pending(&dev->reset_work))
3218 return -EBUSY;
3219 list_del_init(&dev->node);
3220 queue_work(nvme_workq, &dev->reset_work);
3221 return 0;
9ca97374
TH		 3222}
3223
4cc06521
KB		 3224static int nvme_reset(struct nvme_dev *dev)
3225{
90667892 3226 int ret;
4cc06521
KB		 3227
3228 if (!dev->admin_q || blk_queue_dying(dev->admin_q))
3229 return -ENODEV;
3230
3231 spin_lock(&dev_list_lock);
90667892 3232 ret = __nvme_reset(dev);
4cc06521
KB		 3233 spin_unlock(&dev_list_lock);
3234
3235 if (!ret) {
3236 flush_work(&dev->reset_work);
ffe7704d 3237 flush_work(&dev->probe_work);
4cc06521
KB		 3238 return 0;
3239 }
3240
3241 return ret;
3242}
3243
3244static ssize_t nvme_sysfs_reset(struct device *dev,
3245 struct device_attribute *attr, const char *buf,
3246 size_t count)
3247{
3248 struct nvme_dev *ndev = dev_get_drvdata(dev);
3249 int ret;
3250
3251 ret = nvme_reset(ndev);
3252 if (ret < 0)
3253 return ret;
3254
3255 return count;
3256}
3257static DEVICE_ATTR(reset_controller, S_IWUSR, NULL, nvme_sysfs_reset);
3258
8d85fce7 3259static int nvme_probe(struct pci_dev *pdev, const struct pci_device_id *id)
b60503ba 3260{
a4aea562 3261 int node, result = -ENOMEM;
b60503ba
MW		 3262 struct nvme_dev *dev;
3263
a4aea562
MB		 3264 node = dev_to_node(&pdev->dev);
3265 if (node == NUMA_NO_NODE)
3266 set_dev_node(&pdev->dev, 0);
3267
3268 dev = kzalloc_node(sizeof(*dev), GFP_KERNEL, node);
b60503ba
MW		 3269 if (!dev)
3270 return -ENOMEM;
a4aea562
MB		 3271 dev->entry = kzalloc_node(num_possible_cpus() * sizeof(*dev->entry),
3272 GFP_KERNEL, node);
b60503ba
MW		 3273 if (!dev->entry)
3274 goto free;
a4aea562
MB		 3275 dev->queues = kzalloc_node((num_possible_cpus() + 1) * sizeof(void *),
3276 GFP_KERNEL, node);
b60503ba
MW		 3277 if (!dev->queues)
3278 goto free;
3279
3280 INIT_LIST_HEAD(&dev->namespaces);
77b50d9e 3281 INIT_WORK(&dev->reset_work, nvme_reset_work);
e75ec752 3282 dev->dev = get_device(&pdev->dev);
9a6b9458 3283 pci_set_drvdata(pdev, dev);
cd58ad7d
QSA		 3284 result = nvme_set_instance(dev);
3285 if (result)
a96d4f5c 3286 goto put_pci;
b60503ba 3287
091b6092
MW		 3288 result = nvme_setup_prp_pools(dev);
3289 if (result)
0877cb0d 3290 goto release;
091b6092 3291
fb35e914 3292 kref_init(&dev->kref);
b3fffdef
KB		 3293 dev->device = device_create(nvme_class, &pdev->dev,
3294 MKDEV(nvme_char_major, dev->instance),
3295 dev, "nvme%d", dev->instance);
3296 if (IS_ERR(dev->device)) {
3297 result = PTR_ERR(dev->device);
2e1d8448 3298 goto release_pools;
b3fffdef
KB		 3299 }
3300 get_device(dev->device);
4cc06521
KB		 3301 dev_set_drvdata(dev->device, dev);
3302
3303 result = device_create_file(dev->device, &dev_attr_reset_controller);
3304 if (result)
3305 goto put_dev;
740216fc 3306
e6e96d73 3307 INIT_LIST_HEAD(&dev->node);
a5768aa8 3308 INIT_WORK(&dev->scan_work, nvme_dev_scan);
3cf519b5 3309 INIT_WORK(&dev->probe_work, nvme_probe_work);
2e1d8448 3310 schedule_work(&dev->probe_work);
b60503ba
MW		 3311 return 0;
3312
4cc06521
KB		 3313 put_dev:
3314 device_destroy(nvme_class, MKDEV(nvme_char_major, dev->instance));
3315 put_device(dev->device);
0877cb0d 3316 release_pools:
091b6092 3317 nvme_release_prp_pools(dev);
0877cb0d
KB		 3318 release:
3319 nvme_release_instance(dev);
a96d4f5c 3320 put_pci:
e75ec752 3321 put_device(dev->dev);
b60503ba
MW		 3322 free:
3323 kfree(dev->queues);
3324 kfree(dev->entry);
3325 kfree(dev);
3326 return result;
3327}
3328
f0d54a54
KB		 3329static void nvme_reset_notify(struct pci_dev *pdev, bool prepare)
3330{
a6739479 3331 struct nvme_dev *dev = pci_get_drvdata(pdev);
f0d54a54 3332
a6739479
KB		 3333 if (prepare)
3334 nvme_dev_shutdown(dev);
3335 else
0a7385ad 3336 schedule_work(&dev->probe_work);
f0d54a54
KB		 3337}
3338
09ece142
KB		 3339static void nvme_shutdown(struct pci_dev *pdev)
3340{
3341 struct nvme_dev *dev = pci_get_drvdata(pdev);
3342 nvme_dev_shutdown(dev);
3343}
3344
8d85fce7 3345static void nvme_remove(struct pci_dev *pdev)
b60503ba
MW		 3346{
3347 struct nvme_dev *dev = pci_get_drvdata(pdev);
9a6b9458
KB		 3348
3349 spin_lock(&dev_list_lock);
3350 list_del_init(&dev->node);
3351 spin_unlock(&dev_list_lock);
3352
3353 pci_set_drvdata(pdev, NULL);
2e1d8448 3354 flush_work(&dev->probe_work);
9a6b9458 3355 flush_work(&dev->reset_work);
a5768aa8 3356 flush_work(&dev->scan_work);
4cc06521 3357 device_remove_file(dev->device, &dev_attr_reset_controller);
c9d3bf88 3358 nvme_dev_remove(dev);
3399a3f7 3359 nvme_dev_shutdown(dev);
a4aea562 3360 nvme_dev_remove_admin(dev);
b3fffdef 3361 device_destroy(nvme_class, MKDEV(nvme_char_major, dev->instance));
a1a5ef99 3362 nvme_free_queues(dev, 0);
8ffaadf7 3363 nvme_release_cmb(dev);
9a6b9458 3364 nvme_release_prp_pools(dev);
5e82e952 3365 kref_put(&dev->kref, nvme_free_dev);
b60503ba
MW		 3366}
3367
3368/* These functions are yet to be implemented */
3369#define nvme_error_detected NULL
3370#define nvme_dump_registers NULL
3371#define nvme_link_reset NULL
3372#define nvme_slot_reset NULL
3373#define nvme_error_resume NULL
cd638946 3374
671a6018 3375#ifdef CONFIG_PM_SLEEP
cd638946
KB		 3376static int nvme_suspend(struct device *dev)
3377{
3378 struct pci_dev *pdev = to_pci_dev(dev);
3379 struct nvme_dev *ndev = pci_get_drvdata(pdev);
3380
3381 nvme_dev_shutdown(ndev);
3382 return 0;
3383}
3384
3385static int nvme_resume(struct device *dev)
3386{
3387 struct pci_dev *pdev = to_pci_dev(dev);
3388 struct nvme_dev *ndev = pci_get_drvdata(pdev);
cd638946 3389
0a7385ad 3390 schedule_work(&ndev->probe_work);
9a6b9458 3391 return 0;
cd638946 3392}
671a6018 3393#endif
cd638946
KB		 3394
3395static SIMPLE_DEV_PM_OPS(nvme_dev_pm_ops, nvme_suspend, nvme_resume);
b60503ba 3396
1d352035 3397static const struct pci_error_handlers nvme_err_handler = {
b60503ba
MW		 3398 .error_detected = nvme_error_detected,
3399 .mmio_enabled = nvme_dump_registers,
3400 .link_reset = nvme_link_reset,
3401 .slot_reset = nvme_slot_reset,
3402 .resume = nvme_error_resume,
f0d54a54 3403 .reset_notify = nvme_reset_notify,
b60503ba
MW		 3404};
3405
3406/* Move to pci_ids.h later */
3407#define PCI_CLASS_STORAGE_EXPRESS 0x010802
3408
6eb0d698 3409static const struct pci_device_id nvme_id_table[] = {
b60503ba 3410 { PCI_DEVICE_CLASS(PCI_CLASS_STORAGE_EXPRESS, 0xffffff) },
c74dc780 3411 { PCI_DEVICE(PCI_VENDOR_ID_APPLE, 0x2001) },
b60503ba
MW		 3412 { 0, }
3413};
3414MODULE_DEVICE_TABLE(pci, nvme_id_table);
3415
3416static struct pci_driver nvme_driver = {
3417 .name = "nvme",
3418 .id_table = nvme_id_table,
3419 .probe = nvme_probe,
8d85fce7 3420 .remove = nvme_remove,
09ece142 3421 .shutdown = nvme_shutdown,
cd638946
KB		 3422 .driver = {
3423 .pm = &nvme_dev_pm_ops,
3424 },
b60503ba
MW		 3425 .err_handler = &nvme_err_handler,
3426};
3427
3428static int __init nvme_init(void)
3429{
0ac13140 3430 int result;
1fa6aead 3431
b9afca3e 3432 init_waitqueue_head(&nvme_kthread_wait);
b60503ba 3433
9a6b9458
KB		 3434 nvme_workq = create_singlethread_workqueue("nvme");
3435 if (!nvme_workq)
b9afca3e 3436 return -ENOMEM;
9a6b9458 3437
5c42ea16
KB		 3438 result = register_blkdev(nvme_major, "nvme");
3439 if (result < 0)
9a6b9458 3440 goto kill_workq;
5c42ea16 3441 else if (result > 0)
0ac13140 3442 nvme_major = result;
b60503ba 3443
b3fffdef
KB		 3444 result = __register_chrdev(nvme_char_major, 0, NVME_MINORS, "nvme",
3445 &nvme_dev_fops);
3446 if (result < 0)
3447 goto unregister_blkdev;
3448 else if (result > 0)
3449 nvme_char_major = result;
3450
3451 nvme_class = class_create(THIS_MODULE, "nvme");
c727040b
AK		 3452 if (IS_ERR(nvme_class)) {
3453 result = PTR_ERR(nvme_class);
b3fffdef 3454 goto unregister_chrdev;
c727040b 3455 }
b3fffdef 3456
f3db22fe
KB		 3457 result = pci_register_driver(&nvme_driver);
3458 if (result)
b3fffdef 3459 goto destroy_class;
1fa6aead 3460 return 0;
b60503ba 3461
b3fffdef
KB		 3462 destroy_class:
3463 class_destroy(nvme_class);
3464 unregister_chrdev:
3465 __unregister_chrdev(nvme_char_major, 0, NVME_MINORS, "nvme");
1fa6aead 3466 unregister_blkdev:
b60503ba 3467 unregister_blkdev(nvme_major, "nvme");
9a6b9458
KB		 3468 kill_workq:
3469 destroy_workqueue(nvme_workq);
b60503ba
MW		 3470 return result;
3471}
3472
3473static void __exit nvme_exit(void)
3474{
3475 pci_unregister_driver(&nvme_driver);
3476 unregister_blkdev(nvme_major, "nvme");
9a6b9458 3477 destroy_workqueue(nvme_workq);
b3fffdef
KB		 3478 class_destroy(nvme_class);
3479 __unregister_chrdev(nvme_char_major, 0, NVME_MINORS, "nvme");
b9afca3e 3480 BUG_ON(nvme_thread && !IS_ERR(nvme_thread));
21bd78bc 3481 _nvme_check_size();
b60503ba
MW		 3482}
3483
3484MODULE_AUTHOR("Matthew Wilcox <willy@linux.intel.com>");
3485MODULE_LICENSE("GPL");
c78b4713 3486MODULE_VERSION("1.0");
b60503ba
MW		 3487module_init(nvme_init);
3488module_exit(nvme_exit);
Linux 6.x block layer and io_uring tree(s)