Commit | Line | Data |
---|---|---|
5b497af4 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
e6dfb2de DW |
2 | /* |
3 | * Copyright(c) 2013-2015 Intel Corporation. All rights reserved. | |
e6dfb2de DW |
4 | */ |
5 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt | |
d5d30d5a | 6 | #include <linux/moduleparam.h> |
4d88a97a | 7 | #include <linux/vmalloc.h> |
e6dfb2de | 8 | #include <linux/device.h> |
62232e45 | 9 | #include <linux/ndctl.h> |
e6dfb2de DW |
10 | #include <linux/slab.h> |
11 | #include <linux/io.h> | |
12 | #include <linux/fs.h> | |
13 | #include <linux/mm.h> | |
14 | #include "nd-core.h" | |
0ba1c634 | 15 | #include "label.h" |
ca6a4657 | 16 | #include "pmem.h" |
4d88a97a | 17 | #include "nd.h" |
e6dfb2de DW |
18 | |
19 | static DEFINE_IDA(dimm_ida); | |
20 | ||
d5d30d5a DW |
21 | static bool noblk; |
22 | module_param(noblk, bool, 0444); | |
23 | MODULE_PARM_DESC(noblk, "force disable BLK / local alias support"); | |
24 | ||
4d88a97a DW |
25 | /* |
26 | * Retrieve bus and dimm handle and return if this bus supports | |
27 | * get_config_data commands | |
28 | */ | |
aee65987 | 29 | int nvdimm_check_config_data(struct device *dev) |
4d88a97a | 30 | { |
aee65987 | 31 | struct nvdimm *nvdimm = to_nvdimm(dev); |
4d88a97a | 32 | |
aee65987 TK |
33 | if (!nvdimm->cmd_mask || |
34 | !test_bit(ND_CMD_GET_CONFIG_DATA, &nvdimm->cmd_mask)) { | |
a0e37452 | 35 | if (test_bit(NDD_LABELING, &nvdimm->flags)) |
aee65987 TK |
36 | return -ENXIO; |
37 | else | |
38 | return -ENOTTY; | |
39 | } | |
4d88a97a DW |
40 | |
41 | return 0; | |
42 | } | |
43 | ||
44 | static int validate_dimm(struct nvdimm_drvdata *ndd) | |
45 | { | |
aee65987 | 46 | int rc; |
4d88a97a | 47 | |
aee65987 TK |
48 | if (!ndd) |
49 | return -EINVAL; | |
50 | ||
51 | rc = nvdimm_check_config_data(ndd->dev); | |
52 | if (rc) | |
d75f773c | 53 | dev_dbg(ndd->dev, "%ps: %s error: %d\n", |
4d88a97a DW |
54 | __builtin_return_address(0), __func__, rc); |
55 | return rc; | |
56 | } | |
57 | ||
58 | /** | |
59 | * nvdimm_init_nsarea - determine the geometry of a dimm's namespace area | |
60 | * @nvdimm: dimm to initialize | |
61 | */ | |
62 | int nvdimm_init_nsarea(struct nvdimm_drvdata *ndd) | |
63 | { | |
64 | struct nd_cmd_get_config_size *cmd = &ndd->nsarea; | |
65 | struct nvdimm_bus *nvdimm_bus = walk_to_nvdimm_bus(ndd->dev); | |
66 | struct nvdimm_bus_descriptor *nd_desc; | |
67 | int rc = validate_dimm(ndd); | |
9d62ed96 | 68 | int cmd_rc = 0; |
4d88a97a DW |
69 | |
70 | if (rc) | |
71 | return rc; | |
72 | ||
73 | if (cmd->config_size) | |
74 | return 0; /* already valid */ | |
75 | ||
76 | memset(cmd, 0, sizeof(*cmd)); | |
77 | nd_desc = nvdimm_bus->nd_desc; | |
9d62ed96 DW |
78 | rc = nd_desc->ndctl(nd_desc, to_nvdimm(ndd->dev), |
79 | ND_CMD_GET_CONFIG_SIZE, cmd, sizeof(*cmd), &cmd_rc); | |
80 | if (rc < 0) | |
81 | return rc; | |
82 | return cmd_rc; | |
4d88a97a DW |
83 | } |
84 | ||
2d657d17 AD |
85 | int nvdimm_get_config_data(struct nvdimm_drvdata *ndd, void *buf, |
86 | size_t offset, size_t len) | |
4d88a97a DW |
87 | { |
88 | struct nvdimm_bus *nvdimm_bus = walk_to_nvdimm_bus(ndd->dev); | |
2d657d17 | 89 | struct nvdimm_bus_descriptor *nd_desc = nvdimm_bus->nd_desc; |
e7c5a571 | 90 | int rc = validate_dimm(ndd), cmd_rc = 0; |
4d88a97a | 91 | struct nd_cmd_get_config_data_hdr *cmd; |
2d657d17 | 92 | size_t max_cmd_size, buf_offset; |
4d88a97a DW |
93 | |
94 | if (rc) | |
95 | return rc; | |
96 | ||
2d657d17 | 97 | if (offset + len > ndd->nsarea.config_size) |
4d88a97a | 98 | return -ENXIO; |
4d88a97a | 99 | |
2d657d17 | 100 | max_cmd_size = min_t(u32, len, ndd->nsarea.max_xfer); |
d11cf4a7 | 101 | cmd = kvzalloc(max_cmd_size + sizeof(*cmd), GFP_KERNEL); |
4d88a97a DW |
102 | if (!cmd) |
103 | return -ENOMEM; | |
104 | ||
2d657d17 AD |
105 | for (buf_offset = 0; len; |
106 | len -= cmd->in_length, buf_offset += cmd->in_length) { | |
107 | size_t cmd_size; | |
108 | ||
109 | cmd->in_offset = offset + buf_offset; | |
110 | cmd->in_length = min(max_cmd_size, len); | |
111 | ||
112 | cmd_size = sizeof(*cmd) + cmd->in_length; | |
113 | ||
4d88a97a | 114 | rc = nd_desc->ndctl(nd_desc, to_nvdimm(ndd->dev), |
2d657d17 | 115 | ND_CMD_GET_CONFIG_DATA, cmd, cmd_size, &cmd_rc); |
e7c5a571 DW |
116 | if (rc < 0) |
117 | break; | |
118 | if (cmd_rc < 0) { | |
119 | rc = cmd_rc; | |
4d88a97a DW |
120 | break; |
121 | } | |
2d657d17 AD |
122 | |
123 | /* out_buf should be valid, copy it into our output buffer */ | |
124 | memcpy(buf + buf_offset, cmd->out_buf, cmd->in_length); | |
4d88a97a | 125 | } |
d11cf4a7 | 126 | kvfree(cmd); |
4d88a97a DW |
127 | |
128 | return rc; | |
129 | } | |
130 | ||
f524bf27 DW |
131 | int nvdimm_set_config_data(struct nvdimm_drvdata *ndd, size_t offset, |
132 | void *buf, size_t len) | |
133 | { | |
f524bf27 DW |
134 | size_t max_cmd_size, buf_offset; |
135 | struct nd_cmd_set_config_hdr *cmd; | |
e7c5a571 | 136 | int rc = validate_dimm(ndd), cmd_rc = 0; |
f524bf27 DW |
137 | struct nvdimm_bus *nvdimm_bus = walk_to_nvdimm_bus(ndd->dev); |
138 | struct nvdimm_bus_descriptor *nd_desc = nvdimm_bus->nd_desc; | |
139 | ||
140 | if (rc) | |
141 | return rc; | |
142 | ||
f524bf27 DW |
143 | if (offset + len > ndd->nsarea.config_size) |
144 | return -ENXIO; | |
145 | ||
d11cf4a7 DW |
146 | max_cmd_size = min_t(u32, len, ndd->nsarea.max_xfer); |
147 | cmd = kvzalloc(max_cmd_size + sizeof(*cmd) + sizeof(u32), GFP_KERNEL); | |
f524bf27 DW |
148 | if (!cmd) |
149 | return -ENOMEM; | |
150 | ||
151 | for (buf_offset = 0; len; len -= cmd->in_length, | |
152 | buf_offset += cmd->in_length) { | |
153 | size_t cmd_size; | |
f524bf27 DW |
154 | |
155 | cmd->in_offset = offset + buf_offset; | |
156 | cmd->in_length = min(max_cmd_size, len); | |
157 | memcpy(cmd->in_buf, buf + buf_offset, cmd->in_length); | |
158 | ||
159 | /* status is output in the last 4-bytes of the command buffer */ | |
160 | cmd_size = sizeof(*cmd) + cmd->in_length + sizeof(u32); | |
f524bf27 DW |
161 | |
162 | rc = nd_desc->ndctl(nd_desc, to_nvdimm(ndd->dev), | |
e7c5a571 DW |
163 | ND_CMD_SET_CONFIG_DATA, cmd, cmd_size, &cmd_rc); |
164 | if (rc < 0) | |
165 | break; | |
166 | if (cmd_rc < 0) { | |
167 | rc = cmd_rc; | |
f524bf27 DW |
168 | break; |
169 | } | |
170 | } | |
d11cf4a7 | 171 | kvfree(cmd); |
f524bf27 DW |
172 | |
173 | return rc; | |
174 | } | |
175 | ||
a0e37452 | 176 | void nvdimm_set_labeling(struct device *dev) |
42237e39 DW |
177 | { |
178 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
179 | ||
a0e37452 | 180 | set_bit(NDD_LABELING, &nvdimm->flags); |
8f078b38 DW |
181 | } |
182 | ||
183 | void nvdimm_set_locked(struct device *dev) | |
184 | { | |
185 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
186 | ||
187 | set_bit(NDD_LOCKED, &nvdimm->flags); | |
42237e39 DW |
188 | } |
189 | ||
d34cb808 DW |
190 | void nvdimm_clear_locked(struct device *dev) |
191 | { | |
192 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
193 | ||
194 | clear_bit(NDD_LOCKED, &nvdimm->flags); | |
195 | } | |
196 | ||
e6dfb2de DW |
197 | static void nvdimm_release(struct device *dev) |
198 | { | |
199 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
200 | ||
201 | ida_simple_remove(&dimm_ida, nvdimm->id); | |
202 | kfree(nvdimm); | |
203 | } | |
204 | ||
e6dfb2de DW |
205 | struct nvdimm *to_nvdimm(struct device *dev) |
206 | { | |
207 | struct nvdimm *nvdimm = container_of(dev, struct nvdimm, dev); | |
208 | ||
209 | WARN_ON(!is_nvdimm(dev)); | |
210 | return nvdimm; | |
211 | } | |
212 | EXPORT_SYMBOL_GPL(to_nvdimm); | |
213 | ||
047fc8a1 RZ |
214 | struct nvdimm *nd_blk_region_to_dimm(struct nd_blk_region *ndbr) |
215 | { | |
216 | struct nd_region *nd_region = &ndbr->nd_region; | |
217 | struct nd_mapping *nd_mapping = &nd_region->mapping[0]; | |
218 | ||
219 | return nd_mapping->nvdimm; | |
220 | } | |
221 | EXPORT_SYMBOL_GPL(nd_blk_region_to_dimm); | |
222 | ||
ca6a4657 DW |
223 | unsigned long nd_blk_memremap_flags(struct nd_blk_region *ndbr) |
224 | { | |
225 | /* pmem mapping properties are private to libnvdimm */ | |
226 | return ARCH_MEMREMAP_PMEM; | |
227 | } | |
228 | EXPORT_SYMBOL_GPL(nd_blk_memremap_flags); | |
229 | ||
bf9bccc1 DW |
230 | struct nvdimm_drvdata *to_ndd(struct nd_mapping *nd_mapping) |
231 | { | |
232 | struct nvdimm *nvdimm = nd_mapping->nvdimm; | |
233 | ||
234 | WARN_ON_ONCE(!is_nvdimm_bus_locked(&nvdimm->dev)); | |
235 | ||
236 | return dev_get_drvdata(&nvdimm->dev); | |
237 | } | |
238 | EXPORT_SYMBOL(to_ndd); | |
239 | ||
240 | void nvdimm_drvdata_release(struct kref *kref) | |
241 | { | |
242 | struct nvdimm_drvdata *ndd = container_of(kref, typeof(*ndd), kref); | |
243 | struct device *dev = ndd->dev; | |
244 | struct resource *res, *_r; | |
245 | ||
426824d6 | 246 | dev_dbg(dev, "trace\n"); |
bf9bccc1 DW |
247 | nvdimm_bus_lock(dev); |
248 | for_each_dpa_resource_safe(ndd, res, _r) | |
249 | nvdimm_free_dpa(ndd, res); | |
250 | nvdimm_bus_unlock(dev); | |
251 | ||
a06a7576 | 252 | kvfree(ndd->data); |
bf9bccc1 DW |
253 | kfree(ndd); |
254 | put_device(dev); | |
255 | } | |
256 | ||
257 | void get_ndd(struct nvdimm_drvdata *ndd) | |
258 | { | |
259 | kref_get(&ndd->kref); | |
260 | } | |
261 | ||
262 | void put_ndd(struct nvdimm_drvdata *ndd) | |
263 | { | |
264 | if (ndd) | |
265 | kref_put(&ndd->kref, nvdimm_drvdata_release); | |
266 | } | |
267 | ||
e6dfb2de DW |
268 | const char *nvdimm_name(struct nvdimm *nvdimm) |
269 | { | |
270 | return dev_name(&nvdimm->dev); | |
271 | } | |
272 | EXPORT_SYMBOL_GPL(nvdimm_name); | |
273 | ||
ba9c8dd3 DW |
274 | struct kobject *nvdimm_kobj(struct nvdimm *nvdimm) |
275 | { | |
276 | return &nvdimm->dev.kobj; | |
277 | } | |
278 | EXPORT_SYMBOL_GPL(nvdimm_kobj); | |
279 | ||
e3654eca DW |
280 | unsigned long nvdimm_cmd_mask(struct nvdimm *nvdimm) |
281 | { | |
282 | return nvdimm->cmd_mask; | |
283 | } | |
284 | EXPORT_SYMBOL_GPL(nvdimm_cmd_mask); | |
285 | ||
e6dfb2de DW |
286 | void *nvdimm_provider_data(struct nvdimm *nvdimm) |
287 | { | |
62232e45 DW |
288 | if (nvdimm) |
289 | return nvdimm->provider_data; | |
290 | return NULL; | |
e6dfb2de DW |
291 | } |
292 | EXPORT_SYMBOL_GPL(nvdimm_provider_data); | |
293 | ||
62232e45 DW |
294 | static ssize_t commands_show(struct device *dev, |
295 | struct device_attribute *attr, char *buf) | |
296 | { | |
297 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
298 | int cmd, len = 0; | |
299 | ||
e3654eca | 300 | if (!nvdimm->cmd_mask) |
62232e45 DW |
301 | return sprintf(buf, "\n"); |
302 | ||
e3654eca | 303 | for_each_set_bit(cmd, &nvdimm->cmd_mask, BITS_PER_LONG) |
62232e45 DW |
304 | len += sprintf(buf + len, "%s ", nvdimm_cmd_name(cmd)); |
305 | len += sprintf(buf + len, "\n"); | |
306 | return len; | |
307 | } | |
308 | static DEVICE_ATTR_RO(commands); | |
309 | ||
efbf6f50 DW |
310 | static ssize_t flags_show(struct device *dev, |
311 | struct device_attribute *attr, char *buf) | |
312 | { | |
313 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
314 | ||
a0e37452 | 315 | return sprintf(buf, "%s%s%s\n", |
efbf6f50 | 316 | test_bit(NDD_ALIASING, &nvdimm->flags) ? "alias " : "", |
a0e37452 | 317 | test_bit(NDD_LABELING, &nvdimm->flags) ? "label " : "", |
efbf6f50 DW |
318 | test_bit(NDD_LOCKED, &nvdimm->flags) ? "lock " : ""); |
319 | } | |
320 | static DEVICE_ATTR_RO(flags); | |
321 | ||
eaf96153 DW |
322 | static ssize_t state_show(struct device *dev, struct device_attribute *attr, |
323 | char *buf) | |
324 | { | |
325 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
326 | ||
327 | /* | |
328 | * The state may be in the process of changing, userspace should | |
329 | * quiesce probing if it wants a static answer | |
330 | */ | |
331 | nvdimm_bus_lock(dev); | |
332 | nvdimm_bus_unlock(dev); | |
333 | return sprintf(buf, "%s\n", atomic_read(&nvdimm->busy) | |
334 | ? "active" : "idle"); | |
335 | } | |
336 | static DEVICE_ATTR_RO(state); | |
337 | ||
0ba1c634 DW |
338 | static ssize_t available_slots_show(struct device *dev, |
339 | struct device_attribute *attr, char *buf) | |
340 | { | |
341 | struct nvdimm_drvdata *ndd = dev_get_drvdata(dev); | |
342 | ssize_t rc; | |
343 | u32 nfree; | |
344 | ||
345 | if (!ndd) | |
346 | return -ENXIO; | |
347 | ||
348 | nvdimm_bus_lock(dev); | |
349 | nfree = nd_label_nfree(ndd); | |
350 | if (nfree - 1 > nfree) { | |
351 | dev_WARN_ONCE(dev, 1, "we ate our last label?\n"); | |
352 | nfree = 0; | |
353 | } else | |
354 | nfree--; | |
355 | rc = sprintf(buf, "%d\n", nfree); | |
356 | nvdimm_bus_unlock(dev); | |
357 | return rc; | |
358 | } | |
359 | static DEVICE_ATTR_RO(available_slots); | |
360 | ||
3c13e2ac | 361 | __weak ssize_t security_show(struct device *dev, |
f2989396 DJ |
362 | struct device_attribute *attr, char *buf) |
363 | { | |
364 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
365 | ||
7c02d53d JC |
366 | if (test_bit(NVDIMM_SECURITY_OVERWRITE, &nvdimm->sec.flags)) |
367 | return sprintf(buf, "overwrite\n"); | |
d78c620a | 368 | if (test_bit(NVDIMM_SECURITY_DISABLED, &nvdimm->sec.flags)) |
f2989396 | 369 | return sprintf(buf, "disabled\n"); |
d78c620a | 370 | if (test_bit(NVDIMM_SECURITY_UNLOCKED, &nvdimm->sec.flags)) |
f2989396 | 371 | return sprintf(buf, "unlocked\n"); |
d78c620a | 372 | if (test_bit(NVDIMM_SECURITY_LOCKED, &nvdimm->sec.flags)) |
f2989396 | 373 | return sprintf(buf, "locked\n"); |
f2989396 DJ |
374 | return -ENOTTY; |
375 | } | |
37833fb7 | 376 | |
d78c620a DW |
377 | static ssize_t frozen_show(struct device *dev, |
378 | struct device_attribute *attr, char *buf) | |
379 | { | |
380 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
381 | ||
382 | return sprintf(buf, "%d\n", test_bit(NVDIMM_SECURITY_FROZEN, | |
383 | &nvdimm->sec.flags)); | |
384 | } | |
385 | static DEVICE_ATTR_RO(frozen); | |
386 | ||
37833fb7 DJ |
387 | static ssize_t security_store(struct device *dev, |
388 | struct device_attribute *attr, const char *buf, size_t len) | |
389 | ||
390 | { | |
391 | ssize_t rc; | |
392 | ||
393 | /* | |
394 | * Require all userspace triggered security management to be | |
395 | * done while probing is idle and the DIMM is not in active use | |
396 | * in any region. | |
397 | */ | |
87a30e1f | 398 | nd_device_lock(dev); |
37833fb7 DJ |
399 | nvdimm_bus_lock(dev); |
400 | wait_nvdimm_bus_probe_idle(dev); | |
7b60422c | 401 | rc = nvdimm_security_store(dev, buf, len); |
37833fb7 | 402 | nvdimm_bus_unlock(dev); |
87a30e1f | 403 | nd_device_unlock(dev); |
37833fb7 DJ |
404 | |
405 | return rc; | |
406 | } | |
407 | static DEVICE_ATTR_RW(security); | |
f2989396 | 408 | |
62232e45 | 409 | static struct attribute *nvdimm_attributes[] = { |
eaf96153 | 410 | &dev_attr_state.attr, |
efbf6f50 | 411 | &dev_attr_flags.attr, |
62232e45 | 412 | &dev_attr_commands.attr, |
0ba1c634 | 413 | &dev_attr_available_slots.attr, |
f2989396 | 414 | &dev_attr_security.attr, |
d78c620a | 415 | &dev_attr_frozen.attr, |
62232e45 DW |
416 | NULL, |
417 | }; | |
418 | ||
f2989396 DJ |
419 | static umode_t nvdimm_visible(struct kobject *kobj, struct attribute *a, int n) |
420 | { | |
421 | struct device *dev = container_of(kobj, typeof(*dev), kobj); | |
422 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
423 | ||
d78c620a | 424 | if (a != &dev_attr_security.attr && a != &dev_attr_frozen.attr) |
f2989396 | 425 | return a->mode; |
d78c620a | 426 | if (!nvdimm->sec.flags) |
f2989396 | 427 | return 0; |
d78c620a DW |
428 | |
429 | if (a == &dev_attr_security.attr) { | |
430 | /* Are there any state mutation ops (make writable)? */ | |
431 | if (nvdimm->sec.ops->freeze || nvdimm->sec.ops->disable | |
432 | || nvdimm->sec.ops->change_key | |
433 | || nvdimm->sec.ops->erase | |
434 | || nvdimm->sec.ops->overwrite) | |
435 | return a->mode; | |
436 | return 0444; | |
437 | } | |
438 | ||
439 | if (nvdimm->sec.ops->freeze) | |
37833fb7 | 440 | return a->mode; |
d78c620a | 441 | return 0; |
f2989396 DJ |
442 | } |
443 | ||
360eba7e | 444 | static const struct attribute_group nvdimm_attribute_group = { |
62232e45 | 445 | .attrs = nvdimm_attributes, |
f2989396 | 446 | .is_visible = nvdimm_visible, |
62232e45 | 447 | }; |
360eba7e | 448 | |
48001ea5 DW |
449 | static ssize_t result_show(struct device *dev, struct device_attribute *attr, char *buf) |
450 | { | |
451 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
452 | enum nvdimm_fwa_result result; | |
453 | ||
454 | if (!nvdimm->fw_ops) | |
455 | return -EOPNOTSUPP; | |
456 | ||
457 | nvdimm_bus_lock(dev); | |
458 | result = nvdimm->fw_ops->activate_result(nvdimm); | |
459 | nvdimm_bus_unlock(dev); | |
460 | ||
461 | switch (result) { | |
462 | case NVDIMM_FWA_RESULT_NONE: | |
463 | return sprintf(buf, "none\n"); | |
464 | case NVDIMM_FWA_RESULT_SUCCESS: | |
465 | return sprintf(buf, "success\n"); | |
466 | case NVDIMM_FWA_RESULT_FAIL: | |
467 | return sprintf(buf, "fail\n"); | |
468 | case NVDIMM_FWA_RESULT_NOTSTAGED: | |
469 | return sprintf(buf, "not_staged\n"); | |
470 | case NVDIMM_FWA_RESULT_NEEDRESET: | |
471 | return sprintf(buf, "need_reset\n"); | |
472 | default: | |
473 | return -ENXIO; | |
474 | } | |
475 | } | |
476 | static DEVICE_ATTR_ADMIN_RO(result); | |
477 | ||
478 | static ssize_t activate_show(struct device *dev, struct device_attribute *attr, char *buf) | |
479 | { | |
480 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
481 | enum nvdimm_fwa_state state; | |
482 | ||
483 | if (!nvdimm->fw_ops) | |
484 | return -EOPNOTSUPP; | |
485 | ||
486 | nvdimm_bus_lock(dev); | |
487 | state = nvdimm->fw_ops->activate_state(nvdimm); | |
488 | nvdimm_bus_unlock(dev); | |
489 | ||
490 | switch (state) { | |
491 | case NVDIMM_FWA_IDLE: | |
492 | return sprintf(buf, "idle\n"); | |
493 | case NVDIMM_FWA_BUSY: | |
494 | return sprintf(buf, "busy\n"); | |
495 | case NVDIMM_FWA_ARMED: | |
496 | return sprintf(buf, "armed\n"); | |
497 | default: | |
498 | return -ENXIO; | |
499 | } | |
500 | } | |
501 | ||
502 | static ssize_t activate_store(struct device *dev, struct device_attribute *attr, | |
503 | const char *buf, size_t len) | |
504 | { | |
505 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
506 | enum nvdimm_fwa_trigger arg; | |
507 | int rc; | |
508 | ||
509 | if (!nvdimm->fw_ops) | |
510 | return -EOPNOTSUPP; | |
511 | ||
512 | if (sysfs_streq(buf, "arm")) | |
513 | arg = NVDIMM_FWA_ARM; | |
514 | else if (sysfs_streq(buf, "disarm")) | |
515 | arg = NVDIMM_FWA_DISARM; | |
516 | else | |
517 | return -EINVAL; | |
518 | ||
519 | nvdimm_bus_lock(dev); | |
520 | rc = nvdimm->fw_ops->arm(nvdimm, arg); | |
521 | nvdimm_bus_unlock(dev); | |
522 | ||
523 | if (rc < 0) | |
524 | return rc; | |
525 | return len; | |
526 | } | |
527 | static DEVICE_ATTR_ADMIN_RW(activate); | |
528 | ||
529 | static struct attribute *nvdimm_firmware_attributes[] = { | |
530 | &dev_attr_activate.attr, | |
531 | &dev_attr_result.attr, | |
62c78927 | 532 | NULL, |
48001ea5 DW |
533 | }; |
534 | ||
535 | static umode_t nvdimm_firmware_visible(struct kobject *kobj, struct attribute *a, int n) | |
536 | { | |
537 | struct device *dev = container_of(kobj, typeof(*dev), kobj); | |
538 | struct nvdimm_bus *nvdimm_bus = walk_to_nvdimm_bus(dev); | |
539 | struct nvdimm_bus_descriptor *nd_desc = nvdimm_bus->nd_desc; | |
540 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
541 | enum nvdimm_fwa_capability cap; | |
542 | ||
543 | if (!nd_desc->fw_ops) | |
544 | return 0; | |
545 | if (!nvdimm->fw_ops) | |
546 | return 0; | |
547 | ||
548 | nvdimm_bus_lock(dev); | |
549 | cap = nd_desc->fw_ops->capability(nd_desc); | |
550 | nvdimm_bus_unlock(dev); | |
551 | ||
552 | if (cap < NVDIMM_FWA_CAP_QUIESCE) | |
553 | return 0; | |
554 | ||
555 | return a->mode; | |
556 | } | |
557 | ||
558 | static const struct attribute_group nvdimm_firmware_attribute_group = { | |
559 | .name = "firmware", | |
560 | .attrs = nvdimm_firmware_attributes, | |
561 | .is_visible = nvdimm_firmware_visible, | |
562 | }; | |
563 | ||
360eba7e DW |
564 | static const struct attribute_group *nvdimm_attribute_groups[] = { |
565 | &nd_device_attribute_group, | |
566 | &nvdimm_attribute_group, | |
48001ea5 | 567 | &nvdimm_firmware_attribute_group, |
360eba7e DW |
568 | NULL, |
569 | }; | |
570 | ||
571 | static const struct device_type nvdimm_device_type = { | |
572 | .name = "nvdimm", | |
573 | .release = nvdimm_release, | |
574 | .groups = nvdimm_attribute_groups, | |
575 | }; | |
576 | ||
577 | bool is_nvdimm(struct device *dev) | |
578 | { | |
579 | return dev->type == &nvdimm_device_type; | |
580 | } | |
62232e45 | 581 | |
d6548ae4 DJ |
582 | struct nvdimm *__nvdimm_create(struct nvdimm_bus *nvdimm_bus, |
583 | void *provider_data, const struct attribute_group **groups, | |
584 | unsigned long flags, unsigned long cmd_mask, int num_flush, | |
f2989396 | 585 | struct resource *flush_wpq, const char *dimm_id, |
a1facc1f DW |
586 | const struct nvdimm_security_ops *sec_ops, |
587 | const struct nvdimm_fw_ops *fw_ops) | |
e6dfb2de DW |
588 | { |
589 | struct nvdimm *nvdimm = kzalloc(sizeof(*nvdimm), GFP_KERNEL); | |
590 | struct device *dev; | |
591 | ||
592 | if (!nvdimm) | |
593 | return NULL; | |
594 | ||
595 | nvdimm->id = ida_simple_get(&dimm_ida, 0, 0, GFP_KERNEL); | |
596 | if (nvdimm->id < 0) { | |
597 | kfree(nvdimm); | |
598 | return NULL; | |
599 | } | |
d6548ae4 DJ |
600 | |
601 | nvdimm->dimm_id = dimm_id; | |
e6dfb2de | 602 | nvdimm->provider_data = provider_data; |
d5d30d5a DW |
603 | if (noblk) |
604 | flags |= 1 << NDD_NOBLK; | |
e6dfb2de | 605 | nvdimm->flags = flags; |
e3654eca | 606 | nvdimm->cmd_mask = cmd_mask; |
e5ae3b25 DW |
607 | nvdimm->num_flush = num_flush; |
608 | nvdimm->flush_wpq = flush_wpq; | |
eaf96153 | 609 | atomic_set(&nvdimm->busy, 0); |
e6dfb2de DW |
610 | dev = &nvdimm->dev; |
611 | dev_set_name(dev, "nmem%d", nvdimm->id); | |
612 | dev->parent = &nvdimm_bus->dev; | |
613 | dev->type = &nvdimm_device_type; | |
62232e45 | 614 | dev->devt = MKDEV(nvdimm_major, nvdimm->id); |
e6dfb2de | 615 | dev->groups = groups; |
f2989396 | 616 | nvdimm->sec.ops = sec_ops; |
a1facc1f | 617 | nvdimm->fw_ops = fw_ops; |
7d988097 DJ |
618 | nvdimm->sec.overwrite_tmo = 0; |
619 | INIT_DELAYED_WORK(&nvdimm->dwork, nvdimm_security_overwrite_query); | |
f2989396 DJ |
620 | /* |
621 | * Security state must be initialized before device_add() for | |
622 | * attribute visibility. | |
623 | */ | |
89fa9d8e | 624 | /* get security state and extended (master) state */ |
d78c620a DW |
625 | nvdimm->sec.flags = nvdimm_security_flags(nvdimm, NVDIMM_USER); |
626 | nvdimm->sec.ext_flags = nvdimm_security_flags(nvdimm, NVDIMM_MASTER); | |
4d88a97a | 627 | nd_device_register(dev); |
e6dfb2de DW |
628 | |
629 | return nvdimm; | |
630 | } | |
d6548ae4 | 631 | EXPORT_SYMBOL_GPL(__nvdimm_create); |
4d88a97a | 632 | |
1cd73865 | 633 | static void shutdown_security_notify(void *data) |
7d988097 | 634 | { |
1cd73865 DW |
635 | struct nvdimm *nvdimm = data; |
636 | ||
637 | sysfs_put(nvdimm->sec.overwrite_state); | |
638 | } | |
639 | ||
640 | int nvdimm_security_setup_events(struct device *dev) | |
641 | { | |
642 | struct nvdimm *nvdimm = to_nvdimm(dev); | |
643 | ||
d78c620a | 644 | if (!nvdimm->sec.flags || !nvdimm->sec.ops |
1cd73865 DW |
645 | || !nvdimm->sec.ops->overwrite) |
646 | return 0; | |
647 | nvdimm->sec.overwrite_state = sysfs_get_dirent(dev->kobj.sd, "security"); | |
7d988097 | 648 | if (!nvdimm->sec.overwrite_state) |
1cd73865 DW |
649 | return -ENOMEM; |
650 | ||
651 | return devm_add_action_or_reset(dev, shutdown_security_notify, nvdimm); | |
7d988097 DJ |
652 | } |
653 | EXPORT_SYMBOL_GPL(nvdimm_security_setup_events); | |
654 | ||
655 | int nvdimm_in_overwrite(struct nvdimm *nvdimm) | |
656 | { | |
657 | return test_bit(NDD_SECURITY_OVERWRITE, &nvdimm->flags); | |
658 | } | |
659 | EXPORT_SYMBOL_GPL(nvdimm_in_overwrite); | |
660 | ||
37833fb7 DJ |
661 | int nvdimm_security_freeze(struct nvdimm *nvdimm) |
662 | { | |
663 | int rc; | |
664 | ||
665 | WARN_ON_ONCE(!is_nvdimm_bus_locked(&nvdimm->dev)); | |
666 | ||
667 | if (!nvdimm->sec.ops || !nvdimm->sec.ops->freeze) | |
668 | return -EOPNOTSUPP; | |
669 | ||
d78c620a | 670 | if (!nvdimm->sec.flags) |
37833fb7 DJ |
671 | return -EIO; |
672 | ||
7d988097 DJ |
673 | if (test_bit(NDD_SECURITY_OVERWRITE, &nvdimm->flags)) { |
674 | dev_warn(&nvdimm->dev, "Overwrite operation in progress.\n"); | |
675 | return -EBUSY; | |
676 | } | |
677 | ||
37833fb7 | 678 | rc = nvdimm->sec.ops->freeze(nvdimm); |
d78c620a | 679 | nvdimm->sec.flags = nvdimm_security_flags(nvdimm, NVDIMM_USER); |
37833fb7 DJ |
680 | |
681 | return rc; | |
682 | } | |
683 | ||
2522afb8 DW |
684 | static unsigned long dpa_align(struct nd_region *nd_region) |
685 | { | |
686 | struct device *dev = &nd_region->dev; | |
687 | ||
688 | if (dev_WARN_ONCE(dev, !is_nvdimm_bus_locked(dev), | |
689 | "bus lock required for capacity provision\n")) | |
690 | return 0; | |
691 | if (dev_WARN_ONCE(dev, !nd_region->ndr_mappings || nd_region->align | |
692 | % nd_region->ndr_mappings, | |
693 | "invalid region align %#lx mappings: %d\n", | |
694 | nd_region->align, nd_region->ndr_mappings)) | |
695 | return 0; | |
696 | return nd_region->align / nd_region->ndr_mappings; | |
697 | } | |
698 | ||
762d067d | 699 | int alias_dpa_busy(struct device *dev, void *data) |
a1f3e4d6 | 700 | { |
fe514739 | 701 | resource_size_t map_end, blk_start, new; |
a1f3e4d6 DW |
702 | struct blk_alloc_info *info = data; |
703 | struct nd_mapping *nd_mapping; | |
704 | struct nd_region *nd_region; | |
705 | struct nvdimm_drvdata *ndd; | |
706 | struct resource *res; | |
2522afb8 | 707 | unsigned long align; |
a1f3e4d6 DW |
708 | int i; |
709 | ||
c9e582aa | 710 | if (!is_memory(dev)) |
a1f3e4d6 DW |
711 | return 0; |
712 | ||
713 | nd_region = to_nd_region(dev); | |
714 | for (i = 0; i < nd_region->ndr_mappings; i++) { | |
715 | nd_mapping = &nd_region->mapping[i]; | |
716 | if (nd_mapping->nvdimm == info->nd_mapping->nvdimm) | |
717 | break; | |
718 | } | |
719 | ||
720 | if (i >= nd_region->ndr_mappings) | |
721 | return 0; | |
722 | ||
723 | ndd = to_ndd(nd_mapping); | |
724 | map_end = nd_mapping->start + nd_mapping->size - 1; | |
725 | blk_start = nd_mapping->start; | |
762d067d DW |
726 | |
727 | /* | |
728 | * In the allocation case ->res is set to free space that we are | |
729 | * looking to validate against PMEM aliasing collision rules | |
730 | * (i.e. BLK is allocated after all aliased PMEM). | |
731 | */ | |
732 | if (info->res) { | |
733 | if (info->res->start >= nd_mapping->start | |
734 | && info->res->start < map_end) | |
735 | /* pass */; | |
736 | else | |
737 | return 0; | |
738 | } | |
739 | ||
a1f3e4d6 DW |
740 | retry: |
741 | /* | |
742 | * Find the free dpa from the end of the last pmem allocation to | |
fe514739 | 743 | * the end of the interleave-set mapping. |
a1f3e4d6 | 744 | */ |
2522afb8 DW |
745 | align = dpa_align(nd_region); |
746 | if (!align) | |
747 | return 0; | |
748 | ||
a1f3e4d6 | 749 | for_each_dpa_resource(ndd, res) { |
2522afb8 DW |
750 | resource_size_t start, end; |
751 | ||
fe514739 DW |
752 | if (strncmp(res->name, "pmem", 4) != 0) |
753 | continue; | |
2522afb8 DW |
754 | |
755 | start = ALIGN_DOWN(res->start, align); | |
756 | end = ALIGN(res->end + 1, align) - 1; | |
757 | if ((start >= blk_start && start < map_end) | |
758 | || (end >= blk_start && end <= map_end)) { | |
759 | new = max(blk_start, min(map_end, end) + 1); | |
fe514739 DW |
760 | if (new != blk_start) { |
761 | blk_start = new; | |
762 | goto retry; | |
763 | } | |
a1f3e4d6 DW |
764 | } |
765 | } | |
766 | ||
762d067d DW |
767 | /* update the free space range with the probed blk_start */ |
768 | if (info->res && blk_start > info->res->start) { | |
769 | info->res->start = max(info->res->start, blk_start); | |
770 | if (info->res->start > info->res->end) | |
771 | info->res->end = info->res->start - 1; | |
772 | return 1; | |
773 | } | |
774 | ||
fe514739 | 775 | info->available -= blk_start - nd_mapping->start; |
762d067d | 776 | |
a1f3e4d6 DW |
777 | return 0; |
778 | } | |
779 | ||
1b40e09a DW |
780 | /** |
781 | * nd_blk_available_dpa - account the unused dpa of BLK region | |
782 | * @nd_mapping: container of dpa-resource-root + labels | |
783 | * | |
a1f3e4d6 DW |
784 | * Unlike PMEM, BLK namespaces can occupy discontiguous DPA ranges, but |
785 | * we arrange for them to never start at an lower dpa than the last | |
786 | * PMEM allocation in an aliased region. | |
1b40e09a | 787 | */ |
a1f3e4d6 | 788 | resource_size_t nd_blk_available_dpa(struct nd_region *nd_region) |
1b40e09a | 789 | { |
a1f3e4d6 DW |
790 | struct nvdimm_bus *nvdimm_bus = walk_to_nvdimm_bus(&nd_region->dev); |
791 | struct nd_mapping *nd_mapping = &nd_region->mapping[0]; | |
1b40e09a | 792 | struct nvdimm_drvdata *ndd = to_ndd(nd_mapping); |
a1f3e4d6 DW |
793 | struct blk_alloc_info info = { |
794 | .nd_mapping = nd_mapping, | |
795 | .available = nd_mapping->size, | |
762d067d | 796 | .res = NULL, |
a1f3e4d6 | 797 | }; |
1b40e09a | 798 | struct resource *res; |
2522afb8 | 799 | unsigned long align; |
1b40e09a DW |
800 | |
801 | if (!ndd) | |
802 | return 0; | |
803 | ||
a1f3e4d6 | 804 | device_for_each_child(&nvdimm_bus->dev, &info, alias_dpa_busy); |
1b40e09a | 805 | |
a1f3e4d6 | 806 | /* now account for busy blk allocations in unaliased dpa */ |
2522afb8 DW |
807 | align = dpa_align(nd_region); |
808 | if (!align) | |
809 | return 0; | |
a1f3e4d6 | 810 | for_each_dpa_resource(ndd, res) { |
2522afb8 DW |
811 | resource_size_t start, end, size; |
812 | ||
a1f3e4d6 DW |
813 | if (strncmp(res->name, "blk", 3) != 0) |
814 | continue; | |
2522afb8 DW |
815 | start = ALIGN_DOWN(res->start, align); |
816 | end = ALIGN(res->end + 1, align) - 1; | |
817 | size = end - start + 1; | |
818 | if (size >= info.available) | |
819 | return 0; | |
820 | info.available -= size; | |
a1f3e4d6 DW |
821 | } |
822 | ||
823 | return info.available; | |
1b40e09a DW |
824 | } |
825 | ||
12e3129e KB |
826 | /** |
827 | * nd_pmem_max_contiguous_dpa - For the given dimm+region, return the max | |
828 | * contiguous unallocated dpa range. | |
829 | * @nd_region: constrain available space check to this reference region | |
830 | * @nd_mapping: container of dpa-resource-root + labels | |
831 | */ | |
832 | resource_size_t nd_pmem_max_contiguous_dpa(struct nd_region *nd_region, | |
833 | struct nd_mapping *nd_mapping) | |
834 | { | |
835 | struct nvdimm_drvdata *ndd = to_ndd(nd_mapping); | |
836 | struct nvdimm_bus *nvdimm_bus; | |
837 | resource_size_t max = 0; | |
838 | struct resource *res; | |
2522afb8 | 839 | unsigned long align; |
12e3129e KB |
840 | |
841 | /* if a dimm is disabled the available capacity is zero */ | |
842 | if (!ndd) | |
843 | return 0; | |
844 | ||
2522afb8 DW |
845 | align = dpa_align(nd_region); |
846 | if (!align) | |
847 | return 0; | |
848 | ||
12e3129e KB |
849 | nvdimm_bus = walk_to_nvdimm_bus(ndd->dev); |
850 | if (__reserve_free_pmem(&nd_region->dev, nd_mapping->nvdimm)) | |
851 | return 0; | |
852 | for_each_dpa_resource(ndd, res) { | |
2522afb8 DW |
853 | resource_size_t start, end; |
854 | ||
12e3129e KB |
855 | if (strcmp(res->name, "pmem-reserve") != 0) |
856 | continue; | |
2522afb8 DW |
857 | /* trim free space relative to current alignment setting */ |
858 | start = ALIGN(res->start, align); | |
859 | end = ALIGN_DOWN(res->end + 1, align) - 1; | |
860 | if (end < start) | |
861 | continue; | |
862 | if (end - start + 1 > max) | |
863 | max = end - start + 1; | |
12e3129e KB |
864 | } |
865 | release_free_pmem(nvdimm_bus, nd_mapping); | |
866 | return max; | |
867 | } | |
868 | ||
bf9bccc1 DW |
869 | /** |
870 | * nd_pmem_available_dpa - for the given dimm+region account unallocated dpa | |
871 | * @nd_mapping: container of dpa-resource-root + labels | |
872 | * @nd_region: constrain available space check to this reference region | |
873 | * @overlap: calculate available space assuming this level of overlap | |
874 | * | |
875 | * Validate that a PMEM label, if present, aligns with the start of an | |
876 | * interleave set and truncate the available size at the lowest BLK | |
877 | * overlap point. | |
878 | * | |
879 | * The expectation is that this routine is called multiple times as it | |
880 | * probes for the largest BLK encroachment for any single member DIMM of | |
881 | * the interleave set. Once that value is determined the PMEM-limit for | |
882 | * the set can be established. | |
883 | */ | |
884 | resource_size_t nd_pmem_available_dpa(struct nd_region *nd_region, | |
885 | struct nd_mapping *nd_mapping, resource_size_t *overlap) | |
886 | { | |
887 | resource_size_t map_start, map_end, busy = 0, available, blk_start; | |
888 | struct nvdimm_drvdata *ndd = to_ndd(nd_mapping); | |
889 | struct resource *res; | |
890 | const char *reason; | |
2522afb8 | 891 | unsigned long align; |
bf9bccc1 DW |
892 | |
893 | if (!ndd) | |
894 | return 0; | |
895 | ||
2522afb8 DW |
896 | align = dpa_align(nd_region); |
897 | if (!align) | |
898 | return 0; | |
899 | ||
bf9bccc1 DW |
900 | map_start = nd_mapping->start; |
901 | map_end = map_start + nd_mapping->size - 1; | |
902 | blk_start = max(map_start, map_end + 1 - *overlap); | |
a1f3e4d6 | 903 | for_each_dpa_resource(ndd, res) { |
2522afb8 DW |
904 | resource_size_t start, end; |
905 | ||
906 | start = ALIGN_DOWN(res->start, align); | |
907 | end = ALIGN(res->end + 1, align) - 1; | |
908 | if (start >= map_start && start < map_end) { | |
bf9bccc1 | 909 | if (strncmp(res->name, "blk", 3) == 0) |
a1f3e4d6 | 910 | blk_start = min(blk_start, |
2522afb8 DW |
911 | max(map_start, start)); |
912 | else if (end > map_end) { | |
bf9bccc1 DW |
913 | reason = "misaligned to iset"; |
914 | goto err; | |
a1f3e4d6 | 915 | } else |
2522afb8 DW |
916 | busy += end - start + 1; |
917 | } else if (end >= map_start && end <= map_end) { | |
bf9bccc1 DW |
918 | if (strncmp(res->name, "blk", 3) == 0) { |
919 | /* | |
920 | * If a BLK allocation overlaps the start of | |
921 | * PMEM the entire interleave set may now only | |
922 | * be used for BLK. | |
923 | */ | |
924 | blk_start = map_start; | |
a1f3e4d6 | 925 | } else |
2522afb8 DW |
926 | busy += end - start + 1; |
927 | } else if (map_start > start && map_start < end) { | |
bf9bccc1 DW |
928 | /* total eclipse of the mapping */ |
929 | busy += nd_mapping->size; | |
930 | blk_start = map_start; | |
931 | } | |
a1f3e4d6 | 932 | } |
bf9bccc1 DW |
933 | |
934 | *overlap = map_end + 1 - blk_start; | |
935 | available = blk_start - map_start; | |
936 | if (busy < available) | |
2522afb8 | 937 | return ALIGN_DOWN(available - busy, align); |
bf9bccc1 DW |
938 | return 0; |
939 | ||
940 | err: | |
bf9bccc1 DW |
941 | nd_dbg_dpa(nd_region, ndd, res, "%s\n", reason); |
942 | return 0; | |
943 | } | |
944 | ||
4a826c83 DW |
945 | void nvdimm_free_dpa(struct nvdimm_drvdata *ndd, struct resource *res) |
946 | { | |
947 | WARN_ON_ONCE(!is_nvdimm_bus_locked(ndd->dev)); | |
948 | kfree(res->name); | |
949 | __release_region(&ndd->dpa, res->start, resource_size(res)); | |
950 | } | |
951 | ||
952 | struct resource *nvdimm_allocate_dpa(struct nvdimm_drvdata *ndd, | |
953 | struct nd_label_id *label_id, resource_size_t start, | |
954 | resource_size_t n) | |
955 | { | |
956 | char *name = kmemdup(label_id, sizeof(*label_id), GFP_KERNEL); | |
957 | struct resource *res; | |
958 | ||
959 | if (!name) | |
960 | return NULL; | |
961 | ||
962 | WARN_ON_ONCE(!is_nvdimm_bus_locked(ndd->dev)); | |
963 | res = __request_region(&ndd->dpa, start, n, name, 0); | |
964 | if (!res) | |
965 | kfree(name); | |
966 | return res; | |
967 | } | |
968 | ||
bf9bccc1 DW |
969 | /** |
970 | * nvdimm_allocated_dpa - sum up the dpa currently allocated to this label_id | |
971 | * @nvdimm: container of dpa-resource-root + labels | |
972 | * @label_id: dpa resource name of the form {pmem|blk}-<human readable uuid> | |
973 | */ | |
974 | resource_size_t nvdimm_allocated_dpa(struct nvdimm_drvdata *ndd, | |
975 | struct nd_label_id *label_id) | |
976 | { | |
977 | resource_size_t allocated = 0; | |
978 | struct resource *res; | |
979 | ||
980 | for_each_dpa_resource(ndd, res) | |
981 | if (strcmp(res->name, label_id->id) == 0) | |
982 | allocated += resource_size(res); | |
983 | ||
984 | return allocated; | |
985 | } | |
986 | ||
4d88a97a DW |
987 | static int count_dimms(struct device *dev, void *c) |
988 | { | |
989 | int *count = c; | |
990 | ||
991 | if (is_nvdimm(dev)) | |
992 | (*count)++; | |
993 | return 0; | |
994 | } | |
995 | ||
996 | int nvdimm_bus_check_dimm_count(struct nvdimm_bus *nvdimm_bus, int dimm_count) | |
997 | { | |
998 | int count = 0; | |
999 | /* Flush any possible dimm registration failures */ | |
1000 | nd_synchronize(); | |
1001 | ||
1002 | device_for_each_child(&nvdimm_bus->dev, &count, count_dimms); | |
426824d6 | 1003 | dev_dbg(&nvdimm_bus->dev, "count: %d\n", count); |
4d88a97a DW |
1004 | if (count != dimm_count) |
1005 | return -ENXIO; | |
1006 | return 0; | |
1007 | } | |
1008 | EXPORT_SYMBOL_GPL(nvdimm_bus_check_dimm_count); | |
b354aba0 DW |
1009 | |
1010 | void __exit nvdimm_devs_exit(void) | |
1011 | { | |
1012 | ida_destroy(&dimm_ida); | |
1013 | } |