projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
p54: Fix potential concurrent access to private data
[linux-2.6-block.git] / drivers / net / wireless / p54 / p54common.c
CommitLineData
eff1a59c
MW		 1
2/*
3 * Common code for mac80211 Prism54 drivers
4 *
5 * Copyright (c) 2006, Michael Wu <flamingice@sourmilk.net>
6 * Copyright (c) 2007, Christian Lamparter <chunkeey@web.de>
7 *
8 * Based on the islsm (softmac prism54) driver, which is:
9 * Copyright 2004-2006 Jean-Baptiste Note <jbnote@gmail.com>, et al.
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
16#include <linux/init.h>
17#include <linux/firmware.h>
18#include <linux/etherdevice.h>
19
20#include <net/mac80211.h>
21
22#include "p54.h"
23#include "p54common.h"
24
25MODULE_AUTHOR("Michael Wu <flamingice@sourmilk.net>");
26MODULE_DESCRIPTION("Softmac Prism54 common code");
27MODULE_LICENSE("GPL");
28MODULE_ALIAS("prism54common");
29
8318d78a
JB		 30static struct ieee80211_rate p54_rates[] = {
31 { .bitrate = 10, .hw_value = 0, .flags = IEEE80211_RATE_SHORT_PREAMBLE },
32 { .bitrate = 20, .hw_value = 1, .flags = IEEE80211_RATE_SHORT_PREAMBLE },
33 { .bitrate = 55, .hw_value = 2, .flags = IEEE80211_RATE_SHORT_PREAMBLE },
34 { .bitrate = 110, .hw_value = 3, .flags = IEEE80211_RATE_SHORT_PREAMBLE },
35 { .bitrate = 60, .hw_value = 4, },
36 { .bitrate = 90, .hw_value = 5, },
37 { .bitrate = 120, .hw_value = 6, },
38 { .bitrate = 180, .hw_value = 7, },
39 { .bitrate = 240, .hw_value = 8, },
40 { .bitrate = 360, .hw_value = 9, },
41 { .bitrate = 480, .hw_value = 10, },
42 { .bitrate = 540, .hw_value = 11, },
43};
44
45static struct ieee80211_channel p54_channels[] = {
46 { .center_freq = 2412, .hw_value = 1, },
47 { .center_freq = 2417, .hw_value = 2, },
48 { .center_freq = 2422, .hw_value = 3, },
49 { .center_freq = 2427, .hw_value = 4, },
50 { .center_freq = 2432, .hw_value = 5, },
51 { .center_freq = 2437, .hw_value = 6, },
52 { .center_freq = 2442, .hw_value = 7, },
53 { .center_freq = 2447, .hw_value = 8, },
54 { .center_freq = 2452, .hw_value = 9, },
55 { .center_freq = 2457, .hw_value = 10, },
56 { .center_freq = 2462, .hw_value = 11, },
57 { .center_freq = 2467, .hw_value = 12, },
58 { .center_freq = 2472, .hw_value = 13, },
59 { .center_freq = 2484, .hw_value = 14, },
60};
61
c2976ab0 62static struct ieee80211_supported_band band_2GHz = {
8318d78a
JB		 63 .channels = p54_channels,
64 .n_channels = ARRAY_SIZE(p54_channels),
65 .bitrates = p54_rates,
66 .n_bitrates = ARRAY_SIZE(p54_rates),
67};
68
69
eff1a59c
MW		 70void p54_parse_firmware(struct ieee80211_hw *dev, const struct firmware *fw)
71{
72 struct p54_common *priv = dev->priv;
73 struct bootrec_exp_if *exp_if;
74 struct bootrec *bootrec;
75 u32 *data = (u32 *)fw->data;
76 u32 *end_data = (u32 *)fw->data + (fw->size >> 2);
77 u8 *fw_version = NULL;
78 size_t len;
79 int i;
80
81 if (priv->rx_start)
82 return;
83
84 while (data < end_data && *data)
85 data++;
86
87 while (data < end_data && !*data)
88 data++;
89
90 bootrec = (struct bootrec *) data;
91
92 while (bootrec->data <= end_data &&
93 (bootrec->data + (len = le32_to_cpu(bootrec->len))) <= end_data) {
94 u32 code = le32_to_cpu(bootrec->code);
95 switch (code) {
96 case BR_CODE_COMPONENT_ID:
dc73c623 97 switch (be32_to_cpu(*(__be32 *)bootrec->data)) {
eff1a59c
MW		 98 case FW_FMAC:
99 printk(KERN_INFO "p54: FreeMAC firmware\n");
100 break;
101 case FW_LM20:
102 printk(KERN_INFO "p54: LM20 firmware\n");
103 break;
104 case FW_LM86:
105 printk(KERN_INFO "p54: LM86 firmware\n");
106 break;
107 case FW_LM87:
108 printk(KERN_INFO "p54: LM87 firmware - not supported yet!\n");
109 break;
110 default:
111 printk(KERN_INFO "p54: unknown firmware\n");
112 break;
113 }
114 break;
115 case BR_CODE_COMPONENT_VERSION:
116 /* 24 bytes should be enough for all firmwares */
117 if (strnlen((unsigned char*)bootrec->data, 24) < 24)
118 fw_version = (unsigned char*)bootrec->data;
119 break;
120 case BR_CODE_DESCR:
dc73c623 121 priv->rx_start = le32_to_cpu(((__le32 *)bootrec->data)[1]);
eff1a59c 122 /* FIXME add sanity checking */
dc73c623 123 priv->rx_end = le32_to_cpu(((__le32 *)bootrec->data)[2]) - 0x3500;
eff1a59c
MW		 124 break;
125 case BR_CODE_EXPOSED_IF:
126 exp_if = (struct bootrec_exp_if *) bootrec->data;
127 for (i = 0; i < (len * sizeof(*exp_if) / 4); i++)
dc73c623 128 if (exp_if[i].if_id == cpu_to_le16(0x1a))
eff1a59c
MW		 129 priv->fw_var = le16_to_cpu(exp_if[i].variant);
130 break;
131 case BR_CODE_DEPENDENT_IF:
132 break;
133 case BR_CODE_END_OF_BRA:
134 case LEGACY_BR_CODE_END_OF_BRA:
135 end_data = NULL;
136 break;
137 default:
138 break;
139 }
140 bootrec = (struct bootrec *)&bootrec->data[len];
141 }
142
143 if (fw_version)
144 printk(KERN_INFO "p54: FW rev %s - Softmac protocol %x.%x\n",
145 fw_version, priv->fw_var >> 8, priv->fw_var & 0xff);
146
147 if (priv->fw_var >= 0x300) {
148 /* Firmware supports QoS, use it! */
57ffc589
JB		 149 priv->tx_stats[0].limit = 3;
150 priv->tx_stats[1].limit = 4;
151 priv->tx_stats[2].limit = 3;
152 priv->tx_stats[3].limit = 1;
eff1a59c
MW		 153 dev->queues = 4;
154 }
155}
156EXPORT_SYMBOL_GPL(p54_parse_firmware);
157
158static int p54_convert_rev0_to_rev1(struct ieee80211_hw *dev,
159 struct pda_pa_curve_data *curve_data)
160{
161 struct p54_common *priv = dev->priv;
162 struct pda_pa_curve_data_sample_rev1 *rev1;
163 struct pda_pa_curve_data_sample_rev0 *rev0;
164 size_t cd_len = sizeof(*curve_data) +
165 (curve_data->points_per_channel*sizeof(*rev1) + 2) *
166 curve_data->channels;
167 unsigned int i, j;
168 void *source, *target;
169
170 priv->curve_data = kmalloc(cd_len, GFP_KERNEL);
171 if (!priv->curve_data)
172 return -ENOMEM;
173
174 memcpy(priv->curve_data, curve_data, sizeof(*curve_data));
175 source = curve_data->data;
176 target = priv->curve_data->data;
177 for (i = 0; i < curve_data->channels; i++) {
178 __le16 *freq = source;
179 source += sizeof(__le16);
180 *((__le16 *)target) = *freq;
181 target += sizeof(__le16);
182 for (j = 0; j < curve_data->points_per_channel; j++) {
183 rev1 = target;
184 rev0 = source;
185
186 rev1->rf_power = rev0->rf_power;
187 rev1->pa_detector = rev0->pa_detector;
188 rev1->data_64qam = rev0->pcv;
189 /* "invent" the points for the other modulations */
190#define SUB(x,y) (u8)((x) - (y)) > (x) ? 0 : (x) - (y)
191 rev1->data_16qam = SUB(rev0->pcv, 12);
192 rev1->data_qpsk = SUB(rev1->data_16qam, 12);
193 rev1->data_bpsk = SUB(rev1->data_qpsk, 12);
194 rev1->data_barker= SUB(rev1->data_bpsk, 14);
195#undef SUB
196 target += sizeof(*rev1);
197 source += sizeof(*rev0);
198 }
199 }
200
201 return 0;
202}
203
204int p54_parse_eeprom(struct ieee80211_hw *dev, void *eeprom, int len)
205{
206 struct p54_common *priv = dev->priv;
207 struct eeprom_pda_wrap *wrap = NULL;
208 struct pda_entry *entry;
eff1a59c
MW		 209 unsigned int data_len, entry_len;
210 void *tmp;
211 int err;
c2f2d3a0 212 u8 *end = (u8 *)eeprom + len;
eff1a59c
MW		 213
214 wrap = (struct eeprom_pda_wrap *) eeprom;
8c28293f 215 entry = (void *)wrap->data + le16_to_cpu(wrap->len);
c2f2d3a0
JB		 216
217 /* verify that at least the entry length/code fits */
218 while ((u8 *)entry <= end - sizeof(*entry)) {
eff1a59c
MW		 219 entry_len = le16_to_cpu(entry->len);
220 data_len = ((entry_len - 1) << 1);
c2f2d3a0
JB		 221
222 /* abort if entry exceeds whole structure */
223 if ((u8 *)entry + sizeof(*entry) + data_len > end)
224 break;
225
eff1a59c
MW		 226 switch (le16_to_cpu(entry->code)) {
227 case PDR_MAC_ADDRESS:
228 SET_IEEE80211_PERM_ADDR(dev, entry->data);
229 break;
230 case PDR_PRISM_PA_CAL_OUTPUT_POWER_LIMITS:
231 if (data_len < 2) {
232 err = -EINVAL;
233 goto err;
234 }
235
236 if (2 + entry->data[1]*sizeof(*priv->output_limit) > data_len) {
237 err = -EINVAL;
238 goto err;
239 }
240
241 priv->output_limit = kmalloc(entry->data[1] *
242 sizeof(*priv->output_limit), GFP_KERNEL);
243
244 if (!priv->output_limit) {
245 err = -ENOMEM;
246 goto err;
247 }
248
249 memcpy(priv->output_limit, &entry->data[2],
250 entry->data[1]*sizeof(*priv->output_limit));
251 priv->output_limit_len = entry->data[1];
252 break;
253 case PDR_PRISM_PA_CAL_CURVE_DATA:
254 if (data_len < sizeof(struct pda_pa_curve_data)) {
255 err = -EINVAL;
256 goto err;
257 }
258
259 if (((struct pda_pa_curve_data *)entry->data)->cal_method_rev) {
260 priv->curve_data = kmalloc(data_len, GFP_KERNEL);
261 if (!priv->curve_data) {
262 err = -ENOMEM;
263 goto err;
264 }
265
266 memcpy(priv->curve_data, entry->data, data_len);
267 } else {
268 err = p54_convert_rev0_to_rev1(dev, (struct pda_pa_curve_data *)entry->data);
269 if (err)
270 goto err;
271 }
272
273 break;
274 case PDR_PRISM_ZIF_TX_IQ_CALIBRATION:
275 priv->iq_autocal = kmalloc(data_len, GFP_KERNEL);
276 if (!priv->iq_autocal) {
277 err = -ENOMEM;
278 goto err;
279 }
280
281 memcpy(priv->iq_autocal, entry->data, data_len);
282 priv->iq_autocal_len = data_len / sizeof(struct pda_iq_autocal_entry);
283 break;
284 case PDR_INTERFACE_LIST:
285 tmp = entry->data;
286 while ((u8 *)tmp < entry->data + data_len) {
287 struct bootrec_exp_if *exp_if = tmp;
288 if (le16_to_cpu(exp_if->if_id) == 0xF)
289 priv->rxhw = exp_if->variant & cpu_to_le16(0x07);
290 tmp += sizeof(struct bootrec_exp_if);
291 }
292 break;
293 case PDR_HARDWARE_PLATFORM_COMPONENT_ID:
294 priv->version = *(u8 *)(entry->data + 1);
295 break;
296 case PDR_END:
c2f2d3a0
JB		 297 /* make it overrun */
298 entry_len = len;
eff1a59c 299 break;
58e30739
FF		 300 default:
301 printk(KERN_INFO "p54: unknown eeprom code : 0x%x\n",
302 le16_to_cpu(entry->code));
303 break;
eff1a59c
MW		 304 }
305
306 entry = (void *)entry + (entry_len + 1)*2;
eff1a59c
MW		 307 }
308
309 if (!priv->iq_autocal || !priv->output_limit || !priv->curve_data) {
310 printk(KERN_ERR "p54: not all required entries found in eeprom!\n");
311 err = -EINVAL;
312 goto err;
313 }
314
315 return 0;
316
317 err:
318 if (priv->iq_autocal) {
319 kfree(priv->iq_autocal);
320 priv->iq_autocal = NULL;
321 }
322
323 if (priv->output_limit) {
324 kfree(priv->output_limit);
325 priv->output_limit = NULL;
326 }
327
328 if (priv->curve_data) {
329 kfree(priv->curve_data);
330 priv->curve_data = NULL;
331 }
332
333 printk(KERN_ERR "p54: eeprom parse failed!\n");
334 return err;
335}
336EXPORT_SYMBOL_GPL(p54_parse_eeprom);
337
338void p54_fill_eeprom_readback(struct p54_control_hdr *hdr)
339{
340 struct p54_eeprom_lm86 *eeprom_hdr;
341
342 hdr->magic1 = cpu_to_le16(0x8000);
343 hdr->len = cpu_to_le16(sizeof(*eeprom_hdr) + 0x2000);
344 hdr->type = cpu_to_le16(P54_CONTROL_TYPE_EEPROM_READBACK);
345 hdr->retry1 = hdr->retry2 = 0;
346 eeprom_hdr = (struct p54_eeprom_lm86 *) hdr->data;
347 eeprom_hdr->offset = 0x0;
348 eeprom_hdr->len = cpu_to_le16(0x2000);
349}
350EXPORT_SYMBOL_GPL(p54_fill_eeprom_readback);
351
352static void p54_rx_data(struct ieee80211_hw *dev, struct sk_buff *skb)
353{
354 struct p54_rx_hdr *hdr = (struct p54_rx_hdr *) skb->data;
355 struct ieee80211_rx_status rx_status = {0};
356 u16 freq = le16_to_cpu(hdr->freq);
357
566bfe5a 358 rx_status.signal = hdr->rssi;
8318d78a 359 /* XX correct? */
18d72605 360 rx_status.qual = (100 * hdr->rssi) / 127;
8318d78a 361 rx_status.rate_idx = hdr->rate & 0xf;
eff1a59c 362 rx_status.freq = freq;
8318d78a 363 rx_status.band = IEEE80211_BAND_2GHZ;
eff1a59c
MW		 364 rx_status.antenna = hdr->antenna;
365 rx_status.mactime = le64_to_cpu(hdr->timestamp);
03bffc13 366 rx_status.flag |= RX_FLAG_TSFT;
eff1a59c
MW		 367
368 skb_pull(skb, sizeof(*hdr));
369 skb_trim(skb, le16_to_cpu(hdr->len));
370
371 ieee80211_rx_irqsafe(dev, skb, &rx_status);
372}
373
374static void inline p54_wake_free_queues(struct ieee80211_hw *dev)
375{
376 struct p54_common *priv = dev->priv;
377 int i;
378
eff1a59c 379 for (i = 0; i < dev->queues; i++)
57ffc589 380 if (priv->tx_stats[i].len < priv->tx_stats[i].limit)
eff1a59c
MW		 381 ieee80211_wake_queue(dev, i);
382}
383
384static void p54_rx_frame_sent(struct ieee80211_hw *dev, struct sk_buff *skb)
385{
386 struct p54_common *priv = dev->priv;
387 struct p54_control_hdr *hdr = (struct p54_control_hdr *) skb->data;
388 struct p54_frame_sent_hdr *payload = (struct p54_frame_sent_hdr *) hdr->data;
389 struct sk_buff *entry = (struct sk_buff *) priv->tx_queue.next;
390 u32 addr = le32_to_cpu(hdr->req_id) - 0x70;
391 struct memrecord *range = NULL;
392 u32 freed = 0;
393 u32 last_addr = priv->rx_start;
394
395 while (entry != (struct sk_buff *)&priv->tx_queue) {
552fe53f
JB		 396 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(entry);
397 range = (void *)info->driver_data;
eff1a59c 398 if (range->start_addr == addr) {
eff1a59c
MW		 399 struct p54_control_hdr *entry_hdr;
400 struct p54_tx_control_allocdata *entry_data;
401 int pad = 0;
402
552fe53f
JB		 403 if (entry->next != (struct sk_buff *)&priv->tx_queue) {
404 struct ieee80211_tx_info *ni;
405 struct memrecord *mr;
406
407 ni = IEEE80211_SKB_CB(entry->next);
408 mr = (struct memrecord *)ni->driver_data;
409 freed = mr->start_addr - last_addr;
410 } else
eff1a59c
MW		 411 freed = priv->rx_end - last_addr;
412
413 last_addr = range->end_addr;
414 __skb_unlink(entry, &priv->tx_queue);
e039fa4a 415 memset(&info->status, 0, sizeof(info->status));
e2530083 416 priv->tx_stats[skb_get_queue_mapping(skb)].len--;
eff1a59c
MW		 417 entry_hdr = (struct p54_control_hdr *) entry->data;
418 entry_data = (struct p54_tx_control_allocdata *) entry_hdr->data;
419 if ((entry_hdr->magic1 & cpu_to_le16(0x4000)) != 0)
420 pad = entry_data->align[0];
421
e039fa4a 422 if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
eff1a59c 423 if (!(payload->status & 0x01))
e039fa4a 424 info->flags |= IEEE80211_TX_STAT_ACK;
eff1a59c 425 else
e039fa4a 426 info->status.excessive_retries = 1;
eff1a59c 427 }
e039fa4a
JB		 428 info->status.retry_count = payload->retries - 1;
429 info->status.ack_signal = le16_to_cpu(payload->ack_rssi);
eff1a59c 430 skb_pull(entry, sizeof(*hdr) + pad + sizeof(*entry_data));
e039fa4a 431 ieee80211_tx_status_irqsafe(dev, entry);
eff1a59c
MW		 432 break;
433 } else
434 last_addr = range->end_addr;
435 entry = entry->next;
436 }
437
438 if (freed >= IEEE80211_MAX_RTS_THRESHOLD + 0x170 +
439 sizeof(struct p54_control_hdr))
440 p54_wake_free_queues(dev);
441}
442
443static void p54_rx_control(struct ieee80211_hw *dev, struct sk_buff *skb)
444{
445 struct p54_control_hdr *hdr = (struct p54_control_hdr *) skb->data;
446
447 switch (le16_to_cpu(hdr->type)) {
448 case P54_CONTROL_TYPE_TXDONE:
449 p54_rx_frame_sent(dev, skb);
450 break;
451 case P54_CONTROL_TYPE_BBP:
452 break;
453 default:
454 printk(KERN_DEBUG "%s: not handling 0x%02x type control frame\n",
455 wiphy_name(dev->wiphy), le16_to_cpu(hdr->type));
456 break;
457 }
458}
459
460/* returns zero if skb can be reused */
461int p54_rx(struct ieee80211_hw *dev, struct sk_buff *skb)
462{
463 u8 type = le16_to_cpu(*((__le16 *)skb->data)) >> 8;
464 switch (type) {
465 case 0x00:
466 case 0x01:
467 p54_rx_data(dev, skb);
468 return -1;
469 case 0x4d:
470 /* TODO: do something better... but then again, I've never seen this happen */
471 printk(KERN_ERR "%s: Received fault. Probably need to restart hardware now..\n",
472 wiphy_name(dev->wiphy));
473 break;
474 case 0x80:
475 p54_rx_control(dev, skb);
476 break;
477 default:
478 printk(KERN_ERR "%s: unknown frame RXed (0x%02x)\n",
479 wiphy_name(dev->wiphy), type);
480 break;
481 }
482 return 0;
483}
484EXPORT_SYMBOL_GPL(p54_rx);
485
486/*
487 * So, the firmware is somewhat stupid and doesn't know what places in its
488 * memory incoming data should go to. By poking around in the firmware, we
489 * can find some unused memory to upload our packets to. However, data that we
490 * want the card to TX needs to stay intact until the card has told us that
491 * it is done with it. This function finds empty places we can upload to and
492 * marks allocated areas as reserved if necessary. p54_rx_frame_sent frees
493 * allocated areas.
494 */
495static void p54_assign_address(struct ieee80211_hw *dev, struct sk_buff *skb,
e039fa4a 496 struct p54_control_hdr *data, u32 len)
eff1a59c
MW		 497{
498 struct p54_common *priv = dev->priv;
499 struct sk_buff *entry = priv->tx_queue.next;
500 struct sk_buff *target_skb = NULL;
eff1a59c
MW		 501 u32 last_addr = priv->rx_start;
502 u32 largest_hole = 0;
503 u32 target_addr = priv->rx_start;
504 unsigned long flags;
505 unsigned int left;
506 len = (len + 0x170 + 3) & ~0x3; /* 0x70 headroom, 0x100 tailroom */
507
508 spin_lock_irqsave(&priv->tx_queue.lock, flags);
509 left = skb_queue_len(&priv->tx_queue);
510 while (left--) {
511 u32 hole_size;
e039fa4a
JB		 512 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(entry);
513 struct memrecord *range = (void *)info->driver_data;
eff1a59c
MW		 514 hole_size = range->start_addr - last_addr;
515 if (!target_skb && hole_size >= len) {
516 target_skb = entry->prev;
517 hole_size -= len;
518 target_addr = last_addr;
519 }
520 largest_hole = max(largest_hole, hole_size);
521 last_addr = range->end_addr;
522 entry = entry->next;
523 }
524 if (!target_skb && priv->rx_end - last_addr >= len) {
525 target_skb = priv->tx_queue.prev;
526 largest_hole = max(largest_hole, priv->rx_end - last_addr - len);
527 if (!skb_queue_empty(&priv->tx_queue)) {
e039fa4a
JB		 528 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(target_skb);
529 struct memrecord *range = (void *)info->driver_data;
eff1a59c
MW		 530 target_addr = range->end_addr;
531 }
532 } else
533 largest_hole = max(largest_hole, priv->rx_end - last_addr);
534
535 if (skb) {
e039fa4a
JB		 536 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
537 struct memrecord *range = (void *)info->driver_data;
eff1a59c
MW		 538 range->start_addr = target_addr;
539 range->end_addr = target_addr + len;
eff1a59c
MW		 540 __skb_queue_after(&priv->tx_queue, target_skb, skb);
541 if (largest_hole < IEEE80211_MAX_RTS_THRESHOLD + 0x170 +
542 sizeof(struct p54_control_hdr))
543 ieee80211_stop_queues(dev);
544 }
545 spin_unlock_irqrestore(&priv->tx_queue.lock, flags);
546
547 data->req_id = cpu_to_le32(target_addr + 0x70);
548}
549
e039fa4a 550static int p54_tx(struct ieee80211_hw *dev, struct sk_buff *skb)
eff1a59c 551{
e039fa4a 552 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
57ffc589 553 struct ieee80211_tx_queue_stats *current_queue;
eff1a59c
MW		 554 struct p54_common *priv = dev->priv;
555 struct p54_control_hdr *hdr;
556 struct p54_tx_control_allocdata *txhdr;
eff1a59c
MW		 557 size_t padding, len;
558 u8 rate;
559
e2530083 560 current_queue = &priv->tx_stats[skb_get_queue_mapping(skb)];
eff1a59c
MW		 561 if (unlikely(current_queue->len > current_queue->limit))
562 return NETDEV_TX_BUSY;
563 current_queue->len++;
564 current_queue->count++;
565 if (current_queue->len == current_queue->limit)
e2530083 566 ieee80211_stop_queue(dev, skb_get_queue_mapping(skb));
eff1a59c
MW		 567
568 padding = (unsigned long)(skb->data - (sizeof(*hdr) + sizeof(*txhdr))) & 3;
569 len = skb->len;
570
eff1a59c
MW		 571 txhdr = (struct p54_tx_control_allocdata *)
572 skb_push(skb, sizeof(*txhdr) + padding);
573 hdr = (struct p54_control_hdr *) skb_push(skb, sizeof(*hdr));
574
575 if (padding)
576 hdr->magic1 = cpu_to_le16(0x4010);
577 else
578 hdr->magic1 = cpu_to_le16(0x0010);
579 hdr->len = cpu_to_le16(len);
e039fa4a
JB		 580 hdr->type = (info->flags & IEEE80211_TX_CTL_NO_ACK) ? 0 : cpu_to_le16(1);
581 hdr->retry1 = hdr->retry2 = info->control.retry_limit;
eff1a59c
MW		 582
583 memset(txhdr->wep_key, 0x0, 16);
584 txhdr->padding = 0;
585 txhdr->padding2 = 0;
586
587 /* TODO: add support for alternate retry TX rates */
e039fa4a
JB		 588 rate = ieee80211_get_tx_rate(dev, info)->hw_value;
589 if (info->flags & IEEE80211_TX_CTL_SHORT_PREAMBLE)
8318d78a 590 rate |= 0x10;
e039fa4a 591 if (info->flags & IEEE80211_TX_CTL_USE_RTS_CTS)
eff1a59c 592 rate |= 0x40;
e039fa4a 593 else if (info->flags & IEEE80211_TX_CTL_USE_CTS_PROTECT)
eff1a59c
MW		 594 rate |= 0x20;
595 memset(txhdr->rateset, rate, 8);
596 txhdr->wep_key_present = 0;
597 txhdr->wep_key_len = 0;
e2530083 598 txhdr->frame_type = cpu_to_le32(skb_get_queue_mapping(skb) + 4);
eff1a59c 599 txhdr->magic4 = 0;
e039fa4a
JB		 600 txhdr->antenna = (info->antenna_sel_tx == 0) ?
601 2 : info->antenna_sel_tx - 1;
eff1a59c 602 txhdr->output_power = 0x7f; // HW Maximum
e039fa4a 603 txhdr->magic5 = (info->flags & IEEE80211_TX_CTL_NO_ACK) ?
eff1a59c
MW		 604 0 : ((rate > 0x3) ? cpu_to_le32(0x33) : cpu_to_le32(0x23));
605 if (padding)
606 txhdr->align[0] = padding;
607
e039fa4a
JB		 608 /* modifies skb->cb and with it info, so must be last! */
609 p54_assign_address(dev, skb, hdr, skb->len);
610
eff1a59c
MW		 611 priv->tx(dev, hdr, skb->len, 0);
612 return 0;
613}
614
615static int p54_set_filter(struct ieee80211_hw *dev, u16 filter_type,
616 const u8 *dst, const u8 *src, u8 antenna,
617 u32 magic3, u32 magic8, u32 magic9)
618{
619 struct p54_common *priv = dev->priv;
620 struct p54_control_hdr *hdr;
621 struct p54_tx_control_filter *filter;
622
623 hdr = kzalloc(sizeof(*hdr) + sizeof(*filter) +
ba8007ce 624 priv->tx_hdr_len, GFP_ATOMIC);
eff1a59c
MW		 625 if (!hdr)
626 return -ENOMEM;
627
628 hdr = (void *)hdr + priv->tx_hdr_len;
629
630 filter = (struct p54_tx_control_filter *) hdr->data;
631 hdr->magic1 = cpu_to_le16(0x8001);
632 hdr->len = cpu_to_le16(sizeof(*filter));
e039fa4a 633 p54_assign_address(dev, NULL, hdr, sizeof(*hdr) + sizeof(*filter));
eff1a59c
MW		 634 hdr->type = cpu_to_le16(P54_CONTROL_TYPE_FILTER_SET);
635
636 filter->filter_type = cpu_to_le16(filter_type);
637 memcpy(filter->dst, dst, ETH_ALEN);
638 if (!src)
639 memset(filter->src, ~0, ETH_ALEN);
640 else
641 memcpy(filter->src, src, ETH_ALEN);
642 filter->antenna = antenna;
643 filter->magic3 = cpu_to_le32(magic3);
644 filter->rx_addr = cpu_to_le32(priv->rx_end);
645 filter->max_rx = cpu_to_le16(0x0620); /* FIXME: for usb ver 1.. maybe */
646 filter->rxhw = priv->rxhw;
647 filter->magic8 = cpu_to_le16(magic8);
648 filter->magic9 = cpu_to_le16(magic9);
649
650 priv->tx(dev, hdr, sizeof(*hdr) + sizeof(*filter), 1);
651 return 0;
652}
653
654static int p54_set_freq(struct ieee80211_hw *dev, __le16 freq)
655{
656 struct p54_common *priv = dev->priv;
657 struct p54_control_hdr *hdr;
658 struct p54_tx_control_channel *chan;
659 unsigned int i;
660 size_t payload_len = sizeof(*chan) + sizeof(u32)*2 +
661 sizeof(*chan->curve_data) *
662 priv->curve_data->points_per_channel;
663 void *entry;
664
665 hdr = kzalloc(sizeof(*hdr) + payload_len +
666 priv->tx_hdr_len, GFP_KERNEL);
667 if (!hdr)
668 return -ENOMEM;
669
670 hdr = (void *)hdr + priv->tx_hdr_len;
671
672 chan = (struct p54_tx_control_channel *) hdr->data;
673
674 hdr->magic1 = cpu_to_le16(0x8001);
675 hdr->len = cpu_to_le16(sizeof(*chan));
676 hdr->type = cpu_to_le16(P54_CONTROL_TYPE_CHANNEL_CHANGE);
e039fa4a 677 p54_assign_address(dev, NULL, hdr, sizeof(*hdr) + payload_len);
eff1a59c
MW		 678
679 chan->magic1 = cpu_to_le16(0x1);
680 chan->magic2 = cpu_to_le16(0x0);
681
682 for (i = 0; i < priv->iq_autocal_len; i++) {
683 if (priv->iq_autocal[i].freq != freq)
684 continue;
685
686 memcpy(&chan->iq_autocal, &priv->iq_autocal[i],
687 sizeof(*priv->iq_autocal));
688 break;
689 }
690 if (i == priv->iq_autocal_len)
691 goto err;
692
693 for (i = 0; i < priv->output_limit_len; i++) {
694 if (priv->output_limit[i].freq != freq)
695 continue;
696
697 chan->val_barker = 0x38;
698 chan->val_bpsk = priv->output_limit[i].val_bpsk;
699 chan->val_qpsk = priv->output_limit[i].val_qpsk;
700 chan->val_16qam = priv->output_limit[i].val_16qam;
701 chan->val_64qam = priv->output_limit[i].val_64qam;
702 break;
703 }
704 if (i == priv->output_limit_len)
705 goto err;
706
707 chan->pa_points_per_curve = priv->curve_data->points_per_channel;
708
709 entry = priv->curve_data->data;
710 for (i = 0; i < priv->curve_data->channels; i++) {
711 if (*((__le16 *)entry) != freq) {
712 entry += sizeof(__le16);
713 entry += sizeof(struct pda_pa_curve_data_sample_rev1) *
714 chan->pa_points_per_curve;
715 continue;
716 }
717
718 entry += sizeof(__le16);
719 memcpy(chan->curve_data, entry, sizeof(*chan->curve_data) *
720 chan->pa_points_per_curve);
721 break;
722 }
723
724 memcpy(hdr->data + payload_len - 4, &chan->val_bpsk, 4);
725
726 priv->tx(dev, hdr, sizeof(*hdr) + payload_len, 1);
727 return 0;
728
729 err:
730 printk(KERN_ERR "%s: frequency change failed\n", wiphy_name(dev->wiphy));
731 kfree(hdr);
732 return -EINVAL;
733}
734
735static int p54_set_leds(struct ieee80211_hw *dev, int mode, int link, int act)
736{
737 struct p54_common *priv = dev->priv;
738 struct p54_control_hdr *hdr;
739 struct p54_tx_control_led *led;
740
741 hdr = kzalloc(sizeof(*hdr) + sizeof(*led) +
742 priv->tx_hdr_len, GFP_KERNEL);
743 if (!hdr)
744 return -ENOMEM;
745
746 hdr = (void *)hdr + priv->tx_hdr_len;
747 hdr->magic1 = cpu_to_le16(0x8001);
748 hdr->len = cpu_to_le16(sizeof(*led));
749 hdr->type = cpu_to_le16(P54_CONTROL_TYPE_LED);
e039fa4a 750 p54_assign_address(dev, NULL, hdr, sizeof(*hdr) + sizeof(*led));
eff1a59c
MW		 751
752 led = (struct p54_tx_control_led *) hdr->data;
753 led->mode = cpu_to_le16(mode);
754 led->led_permanent = cpu_to_le16(link);
755 led->led_temporary = cpu_to_le16(act);
756 led->duration = cpu_to_le16(1000);
757
758 priv->tx(dev, hdr, sizeof(*hdr) + sizeof(*led), 1);
759
760 return 0;
761}
762
3330d7be 763#define P54_SET_QUEUE(queue, ai_fs, cw_min, cw_max, _txop) \
eff1a59c
MW		 764do { \
765 queue.aifs = cpu_to_le16(ai_fs); \
766 queue.cwmin = cpu_to_le16(cw_min); \
767 queue.cwmax = cpu_to_le16(cw_max); \
3330d7be 768 queue.txop = cpu_to_le16(_txop); \
eff1a59c
MW		 769} while(0)
770
771static void p54_init_vdcf(struct ieee80211_hw *dev)
772{
773 struct p54_common *priv = dev->priv;
774 struct p54_control_hdr *hdr;
775 struct p54_tx_control_vdcf *vdcf;
776
777 /* all USB V1 adapters need a extra headroom */
778 hdr = (void *)priv->cached_vdcf + priv->tx_hdr_len;
779 hdr->magic1 = cpu_to_le16(0x8001);
780 hdr->len = cpu_to_le16(sizeof(*vdcf));
781 hdr->type = cpu_to_le16(P54_CONTROL_TYPE_DCFINIT);
782 hdr->req_id = cpu_to_le32(priv->rx_start);
783
784 vdcf = (struct p54_tx_control_vdcf *) hdr->data;
785
3330d7be
JB		 786 P54_SET_QUEUE(vdcf->queue[0], 0x0002, 0x0003, 0x0007, 47);
787 P54_SET_QUEUE(vdcf->queue[1], 0x0002, 0x0007, 0x000f, 94);
5200e8cd 788 P54_SET_QUEUE(vdcf->queue[2], 0x0003, 0x000f, 0x03ff, 0);
3330d7be 789 P54_SET_QUEUE(vdcf->queue[3], 0x0007, 0x000f, 0x03ff, 0);
eff1a59c
MW		 790}
791
792static void p54_set_vdcf(struct ieee80211_hw *dev)
793{
794 struct p54_common *priv = dev->priv;
795 struct p54_control_hdr *hdr;
796 struct p54_tx_control_vdcf *vdcf;
797
798 hdr = (void *)priv->cached_vdcf + priv->tx_hdr_len;
799
e039fa4a 800 p54_assign_address(dev, NULL, hdr, sizeof(*hdr) + sizeof(*vdcf));
eff1a59c
MW		 801
802 vdcf = (struct p54_tx_control_vdcf *) hdr->data;
803
804 if (dev->conf.flags & IEEE80211_CONF_SHORT_SLOT_TIME) {
805 vdcf->slottime = 9;
806 vdcf->magic1 = 0x00;
807 vdcf->magic2 = 0x10;
808 } else {
809 vdcf->slottime = 20;
810 vdcf->magic1 = 0x0a;
811 vdcf->magic2 = 0x06;
812 }
813
814 /* (see prism54/isl_oid.h for further details) */
815 vdcf->frameburst = cpu_to_le16(0);
816
817 priv->tx(dev, hdr, sizeof(*hdr) + sizeof(*vdcf), 0);
818}
819
4150c572
JB		 820static int p54_start(struct ieee80211_hw *dev)
821{
822 struct p54_common *priv = dev->priv;
823 int err;
824
825 err = priv->open(dev);
826 if (!err)
827 priv->mode = IEEE80211_IF_TYPE_MNTR;
828
829 return err;
830}
831
832static void p54_stop(struct ieee80211_hw *dev)
833{
834 struct p54_common *priv = dev->priv;
835 struct sk_buff *skb;
e039fa4a 836 while ((skb = skb_dequeue(&priv->tx_queue)))
4150c572 837 kfree_skb(skb);
4150c572 838 priv->stop(dev);
a2897552 839 priv->mode = IEEE80211_IF_TYPE_INVALID;
4150c572
JB		 840}
841
eff1a59c
MW		 842static int p54_add_interface(struct ieee80211_hw *dev,
843 struct ieee80211_if_init_conf *conf)
844{
845 struct p54_common *priv = dev->priv;
eff1a59c 846
4150c572
JB		 847 if (priv->mode != IEEE80211_IF_TYPE_MNTR)
848 return -EOPNOTSUPP;
eff1a59c
MW		 849
850 switch (conf->type) {
851 case IEEE80211_IF_TYPE_STA:
852 priv->mode = conf->type;
853 break;
854 default:
855 return -EOPNOTSUPP;
856 }
857
4150c572 858 memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
eff1a59c
MW		 859
860 p54_set_filter(dev, 0, priv->mac_addr, NULL, 0, 1, 0, 0xF642);
861 p54_set_filter(dev, 0, priv->mac_addr, NULL, 1, 0, 0, 0xF642);
eff1a59c
MW		 862
863 switch (conf->type) {
864 case IEEE80211_IF_TYPE_STA:
865 p54_set_filter(dev, 1, priv->mac_addr, NULL, 0, 0x15F, 0x1F4, 0);
866 break;
4150c572
JB		 867 default:
868 BUG(); /* impossible */
869 break;
eff1a59c
MW		 870 }
871
872 p54_set_leds(dev, 1, 0, 0);
873
874 return 0;
875}
876
877static void p54_remove_interface(struct ieee80211_hw *dev,
878 struct ieee80211_if_init_conf *conf)
879{
880 struct p54_common *priv = dev->priv;
4150c572
JB		 881 priv->mode = IEEE80211_IF_TYPE_MNTR;
882 memset(priv->mac_addr, 0, ETH_ALEN);
883 p54_set_filter(dev, 0, priv->mac_addr, NULL, 2, 0, 0, 0);
eff1a59c
MW		 884}
885
886static int p54_config(struct ieee80211_hw *dev, struct ieee80211_conf *conf)
887{
888 int ret;
6041e2a0 889 struct p54_common *priv = dev->priv;
eff1a59c 890
6041e2a0 891 mutex_lock(&priv->conf_mutex);
8318d78a 892 ret = p54_set_freq(dev, cpu_to_le16(conf->channel->center_freq));
eff1a59c 893 p54_set_vdcf(dev);
6041e2a0 894 mutex_unlock(&priv->conf_mutex);
eff1a59c
MW		 895 return ret;
896}
897
32bfd35d
JB		 898static int p54_config_interface(struct ieee80211_hw *dev,
899 struct ieee80211_vif *vif,
eff1a59c
MW		 900 struct ieee80211_if_conf *conf)
901{
902 struct p54_common *priv = dev->priv;
903
6041e2a0 904 mutex_lock(&priv->conf_mutex);
eff1a59c
MW		 905 p54_set_filter(dev, 0, priv->mac_addr, conf->bssid, 0, 1, 0, 0xF642);
906 p54_set_filter(dev, 0, priv->mac_addr, conf->bssid, 2, 0, 0, 0);
907 p54_set_leds(dev, 1, !is_multicast_ether_addr(conf->bssid), 0);
4150c572 908 memcpy(priv->bssid, conf->bssid, ETH_ALEN);
6041e2a0 909 mutex_unlock(&priv->conf_mutex);
eff1a59c
MW		 910 return 0;
911}
912
4150c572
JB		 913static void p54_configure_filter(struct ieee80211_hw *dev,
914 unsigned int changed_flags,
915 unsigned int *total_flags,
916 int mc_count, struct dev_mc_list *mclist)
917{
918 struct p54_common *priv = dev->priv;
919
920 *total_flags &= FIF_BCN_PRBRESP_PROMISC;
921
922 if (changed_flags & FIF_BCN_PRBRESP_PROMISC) {
923 if (*total_flags & FIF_BCN_PRBRESP_PROMISC)
924 p54_set_filter(dev, 0, priv->mac_addr,
925 NULL, 2, 0, 0, 0);
926 else
927 p54_set_filter(dev, 0, priv->mac_addr,
928 priv->bssid, 2, 0, 0, 0);
929 }
930}
931
e100bb64 932static int p54_conf_tx(struct ieee80211_hw *dev, u16 queue,
eff1a59c
MW		 933 const struct ieee80211_tx_queue_params *params)
934{
935 struct p54_common *priv = dev->priv;
936 struct p54_tx_control_vdcf *vdcf;
937
938 vdcf = (struct p54_tx_control_vdcf *)(((struct p54_control_hdr *)
939 ((void *)priv->cached_vdcf + priv->tx_hdr_len))->data);
940
3df5ee60 941 if ((params) && !(queue > 4)) {
eff1a59c 942 P54_SET_QUEUE(vdcf->queue[queue], params->aifs,
3330d7be 943 params->cw_min, params->cw_max, params->txop);
eff1a59c
MW		 944 } else
945 return -EINVAL;
946
947 p54_set_vdcf(dev);
948
949 return 0;
950}
951
952static int p54_get_stats(struct ieee80211_hw *dev,
953 struct ieee80211_low_level_stats *stats)
954{
955 /* TODO */
956 return 0;
957}
958
959static int p54_get_tx_stats(struct ieee80211_hw *dev,
960 struct ieee80211_tx_queue_stats *stats)
961{
962 struct p54_common *priv = dev->priv;
eff1a59c 963
57ffc589 964 memcpy(stats, &priv->tx_stats, sizeof(stats[0]) * dev->queues);
eff1a59c
MW		 965
966 return 0;
967}
968
969static const struct ieee80211_ops p54_ops = {
970 .tx = p54_tx,
4150c572
JB		 971 .start = p54_start,
972 .stop = p54_stop,
eff1a59c
MW		 973 .add_interface = p54_add_interface,
974 .remove_interface = p54_remove_interface,
975 .config = p54_config,
976 .config_interface = p54_config_interface,
4150c572 977 .configure_filter = p54_configure_filter,
eff1a59c
MW		 978 .conf_tx = p54_conf_tx,
979 .get_stats = p54_get_stats,
980 .get_tx_stats = p54_get_tx_stats
981};
982
983struct ieee80211_hw *p54_init_common(size_t priv_data_len)
984{
985 struct ieee80211_hw *dev;
986 struct p54_common *priv;
eff1a59c
MW		 987
988 dev = ieee80211_alloc_hw(priv_data_len, &p54_ops);
989 if (!dev)
990 return NULL;
991
992 priv = dev->priv;
a2897552 993 priv->mode = IEEE80211_IF_TYPE_INVALID;
eff1a59c 994 skb_queue_head_init(&priv->tx_queue);
8318d78a 995 dev->wiphy->bands[IEEE80211_BAND_2GHZ] = &band_2GHz;
eff1a59c 996 dev->flags = IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING | /* not sure */
566bfe5a
BR		 997 IEEE80211_HW_RX_INCLUDES_FCS |
998 IEEE80211_HW_SIGNAL_UNSPEC;
eff1a59c 999 dev->channel_change_time = 1000; /* TODO: find actual value */
566bfe5a 1000 dev->max_signal = 127;
eff1a59c 1001
57ffc589 1002 priv->tx_stats[0].limit = 5;
eff1a59c
MW		 1003 dev->queues = 1;
1004
1005 dev->extra_tx_headroom = sizeof(struct p54_control_hdr) + 4 +
1006 sizeof(struct p54_tx_control_allocdata);
1007
1008 priv->cached_vdcf = kzalloc(sizeof(struct p54_tx_control_vdcf) +
1009 priv->tx_hdr_len + sizeof(struct p54_control_hdr), GFP_KERNEL);
1010
1011 if (!priv->cached_vdcf) {
1012 ieee80211_free_hw(dev);
1013 return NULL;
1014 }
1015
1016 p54_init_vdcf(dev);
6041e2a0 1017 mutex_init(&priv->conf_mutex);
eff1a59c 1018
eff1a59c
MW		 1019 return dev;
1020}
1021EXPORT_SYMBOL_GPL(p54_init_common);
1022
1023void p54_free_common(struct ieee80211_hw *dev)
1024{
1025 struct p54_common *priv = dev->priv;
1026 kfree(priv->iq_autocal);
1027 kfree(priv->output_limit);
1028 kfree(priv->curve_data);
1029 kfree(priv->cached_vdcf);
1030}
1031EXPORT_SYMBOL_GPL(p54_free_common);
1032
1033static int __init p54_init(void)
1034{
1035 return 0;
1036}
1037
1038static void __exit p54_exit(void)
1039{
1040}
1041
1042module_init(p54_init);
1043module_exit(p54_exit);
Linux 6.x block layer and io_uring tree(s)