Commit | Line | Data |
---|---|---|
c85eb619 EG |
1 | /****************************************************************************** |
2 | * | |
3 | * This file is provided under a dual BSD/GPLv2 license. When using or | |
4 | * redistributing this file, you may do so under either license. | |
5 | * | |
6 | * GPL LICENSE SUMMARY | |
7 | * | |
128e63ef | 8 | * Copyright(c) 2007 - 2013 Intel Corporation. All rights reserved. |
c85eb619 EG |
9 | * |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of version 2 of the GNU General Public License as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, but | |
15 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
17 | * General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110, | |
22 | * USA | |
23 | * | |
24 | * The full GNU General Public License is included in this distribution | |
410dc5aa | 25 | * in the file called COPYING. |
c85eb619 EG |
26 | * |
27 | * Contact Information: | |
28 | * Intel Linux Wireless <ilw@linux.intel.com> | |
29 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
30 | * | |
31 | * BSD LICENSE | |
32 | * | |
128e63ef | 33 | * Copyright(c) 2005 - 2013 Intel Corporation. All rights reserved. |
c85eb619 EG |
34 | * All rights reserved. |
35 | * | |
36 | * Redistribution and use in source and binary forms, with or without | |
37 | * modification, are permitted provided that the following conditions | |
38 | * are met: | |
39 | * | |
40 | * * Redistributions of source code must retain the above copyright | |
41 | * notice, this list of conditions and the following disclaimer. | |
42 | * * Redistributions in binary form must reproduce the above copyright | |
43 | * notice, this list of conditions and the following disclaimer in | |
44 | * the documentation and/or other materials provided with the | |
45 | * distribution. | |
46 | * * Neither the name Intel Corporation nor the names of its | |
47 | * contributors may be used to endorse or promote products derived | |
48 | * from this software without specific prior written permission. | |
49 | * | |
50 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
51 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
52 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
53 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
54 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
55 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
56 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
57 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
58 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
59 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
60 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
61 | * | |
62 | *****************************************************************************/ | |
a42a1844 EG |
63 | #include <linux/pci.h> |
64 | #include <linux/pci-aspm.h> | |
e6bb4c9c | 65 | #include <linux/interrupt.h> |
87e5666c | 66 | #include <linux/debugfs.h> |
cf614297 | 67 | #include <linux/sched.h> |
6d8f6eeb EG |
68 | #include <linux/bitops.h> |
69 | #include <linux/gfp.h> | |
e6bb4c9c | 70 | |
82575102 | 71 | #include "iwl-drv.h" |
c85eb619 | 72 | #include "iwl-trans.h" |
522376d2 EG |
73 | #include "iwl-csr.h" |
74 | #include "iwl-prph.h" | |
7a10e3e4 | 75 | #include "iwl-agn-hw.h" |
6468a01a | 76 | #include "internal.h" |
0439bb62 | 77 | |
e139dc4a LE |
78 | static void __iwl_trans_pcie_set_bits_mask(struct iwl_trans *trans, |
79 | u32 reg, u32 mask, u32 value) | |
80 | { | |
81 | u32 v; | |
82 | ||
83 | #ifdef CONFIG_IWLWIFI_DEBUG | |
84 | WARN_ON_ONCE(value & ~mask); | |
85 | #endif | |
86 | ||
87 | v = iwl_read32(trans, reg); | |
88 | v &= ~mask; | |
89 | v |= value; | |
90 | iwl_write32(trans, reg, v); | |
91 | } | |
92 | ||
93 | static inline void __iwl_trans_pcie_clear_bit(struct iwl_trans *trans, | |
94 | u32 reg, u32 mask) | |
95 | { | |
96 | __iwl_trans_pcie_set_bits_mask(trans, reg, mask, 0); | |
97 | } | |
98 | ||
99 | static inline void __iwl_trans_pcie_set_bit(struct iwl_trans *trans, | |
100 | u32 reg, u32 mask) | |
101 | { | |
102 | __iwl_trans_pcie_set_bits_mask(trans, reg, mask, mask); | |
103 | } | |
104 | ||
ddaf5a5b | 105 | static void iwl_pcie_set_pwr(struct iwl_trans *trans, bool vaux) |
392f8b78 | 106 | { |
ddaf5a5b JB |
107 | if (vaux && pci_pme_capable(to_pci_dev(trans->dev), PCI_D3cold)) |
108 | iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG, | |
109 | APMG_PS_CTRL_VAL_PWR_SRC_VAUX, | |
110 | ~APMG_PS_CTRL_MSK_PWR_SRC); | |
111 | else | |
112 | iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG, | |
113 | APMG_PS_CTRL_VAL_PWR_SRC_VMAIN, | |
114 | ~APMG_PS_CTRL_MSK_PWR_SRC); | |
392f8b78 EG |
115 | } |
116 | ||
af634bee EG |
117 | /* PCI registers */ |
118 | #define PCI_CFG_RETRY_TIMEOUT 0x041 | |
af634bee | 119 | |
7afe3705 | 120 | static void iwl_pcie_apm_config(struct iwl_trans *trans) |
af634bee | 121 | { |
20d3b647 | 122 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
7afe3705 | 123 | u16 lctl; |
af634bee | 124 | |
af634bee EG |
125 | /* |
126 | * HW bug W/A for instability in PCIe bus L0S->L1 transition. | |
127 | * Check if BIOS (or OS) enabled L1-ASPM on this device. | |
128 | * If so (likely), disable L0S, so device moves directly L0->L1; | |
129 | * costs negligible amount of power savings. | |
130 | * If not (unlikely), enable L0S, so there is at least some | |
131 | * power savings, even without L1. | |
132 | */ | |
7afe3705 | 133 | pcie_capability_read_word(trans_pcie->pci_dev, PCI_EXP_LNKCTL, &lctl); |
438a0f0a | 134 | if (lctl & PCI_EXP_LNKCTL_ASPM_L1) { |
af634bee EG |
135 | /* L1-ASPM enabled; disable(!) L0S */ |
136 | iwl_set_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED); | |
6a4b09f8 | 137 | dev_info(trans->dev, "L1 Enabled; Disabling L0S\n"); |
af634bee EG |
138 | } else { |
139 | /* L1-ASPM disabled; enable(!) L0S */ | |
140 | iwl_clear_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED); | |
6a4b09f8 | 141 | dev_info(trans->dev, "L1 Disabled; Enabling L0S\n"); |
af634bee | 142 | } |
438a0f0a | 143 | trans->pm_support = !(lctl & PCI_EXP_LNKCTL_ASPM_L0S); |
af634bee EG |
144 | } |
145 | ||
a6c684ee EG |
146 | /* |
147 | * Start up NIC's basic functionality after it has been reset | |
7afe3705 | 148 | * (e.g. after platform boot, or shutdown via iwl_pcie_apm_stop()) |
a6c684ee EG |
149 | * NOTE: This does not load uCode nor start the embedded processor |
150 | */ | |
7afe3705 | 151 | static int iwl_pcie_apm_init(struct iwl_trans *trans) |
a6c684ee | 152 | { |
83626404 | 153 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
a6c684ee EG |
154 | int ret = 0; |
155 | IWL_DEBUG_INFO(trans, "Init card's basic functions\n"); | |
156 | ||
157 | /* | |
158 | * Use "set_bit" below rather than "write", to preserve any hardware | |
159 | * bits already set by default after reset. | |
160 | */ | |
161 | ||
162 | /* Disable L0S exit timer (platform NMI Work/Around) */ | |
163 | iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS, | |
20d3b647 | 164 | CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER); |
a6c684ee EG |
165 | |
166 | /* | |
167 | * Disable L0s without affecting L1; | |
168 | * don't wait for ICH L0s (ICH bug W/A) | |
169 | */ | |
170 | iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS, | |
20d3b647 | 171 | CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX); |
a6c684ee EG |
172 | |
173 | /* Set FH wait threshold to maximum (HW error during stress W/A) */ | |
174 | iwl_set_bit(trans, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL); | |
175 | ||
176 | /* | |
177 | * Enable HAP INTA (interrupt from management bus) to | |
178 | * wake device's PCI Express link L1a -> L0s | |
179 | */ | |
180 | iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG, | |
20d3b647 | 181 | CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A); |
a6c684ee | 182 | |
7afe3705 | 183 | iwl_pcie_apm_config(trans); |
a6c684ee EG |
184 | |
185 | /* Configure analog phase-lock-loop before activating to D0A */ | |
035f7ff2 | 186 | if (trans->cfg->base_params->pll_cfg_val) |
a6c684ee | 187 | iwl_set_bit(trans, CSR_ANA_PLL_CFG, |
035f7ff2 | 188 | trans->cfg->base_params->pll_cfg_val); |
a6c684ee EG |
189 | |
190 | /* | |
191 | * Set "initialization complete" bit to move adapter from | |
192 | * D0U* --> D0A* (powered-up active) state. | |
193 | */ | |
194 | iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE); | |
195 | ||
196 | /* | |
197 | * Wait for clock stabilization; once stabilized, access to | |
198 | * device-internal resources is supported, e.g. iwl_write_prph() | |
199 | * and accesses to uCode SRAM. | |
200 | */ | |
201 | ret = iwl_poll_bit(trans, CSR_GP_CNTRL, | |
20d3b647 JB |
202 | CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, |
203 | CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000); | |
a6c684ee EG |
204 | if (ret < 0) { |
205 | IWL_DEBUG_INFO(trans, "Failed to init the card\n"); | |
206 | goto out; | |
207 | } | |
208 | ||
209 | /* | |
210 | * Enable DMA clock and wait for it to stabilize. | |
211 | * | |
212 | * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits | |
213 | * do not disable clocks. This preserves any hardware bits already | |
214 | * set by default in "CLK_CTRL_REG" after reset. | |
215 | */ | |
216 | iwl_write_prph(trans, APMG_CLK_EN_REG, APMG_CLK_VAL_DMA_CLK_RQT); | |
217 | udelay(20); | |
218 | ||
219 | /* Disable L1-Active */ | |
220 | iwl_set_bits_prph(trans, APMG_PCIDEV_STT_REG, | |
221 | APMG_PCIDEV_STT_VAL_L1_ACT_DIS); | |
222 | ||
889b1696 EG |
223 | /* Clear the interrupt in APMG if the NIC is in RFKILL */ |
224 | iwl_write_prph(trans, APMG_RTC_INT_STT_REG, APMG_RTC_INT_STT_RFKILL); | |
225 | ||
83626404 | 226 | set_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status); |
a6c684ee EG |
227 | |
228 | out: | |
229 | return ret; | |
230 | } | |
231 | ||
7afe3705 | 232 | static int iwl_pcie_apm_stop_master(struct iwl_trans *trans) |
cc56feb2 EG |
233 | { |
234 | int ret = 0; | |
235 | ||
236 | /* stop device's busmaster DMA activity */ | |
237 | iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER); | |
238 | ||
239 | ret = iwl_poll_bit(trans, CSR_RESET, | |
20d3b647 JB |
240 | CSR_RESET_REG_FLAG_MASTER_DISABLED, |
241 | CSR_RESET_REG_FLAG_MASTER_DISABLED, 100); | |
cc56feb2 EG |
242 | if (ret) |
243 | IWL_WARN(trans, "Master Disable Timed Out, 100 usec\n"); | |
244 | ||
245 | IWL_DEBUG_INFO(trans, "stop master\n"); | |
246 | ||
247 | return ret; | |
248 | } | |
249 | ||
7afe3705 | 250 | static void iwl_pcie_apm_stop(struct iwl_trans *trans) |
cc56feb2 | 251 | { |
83626404 | 252 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
cc56feb2 EG |
253 | IWL_DEBUG_INFO(trans, "Stop card, put in low power state\n"); |
254 | ||
83626404 | 255 | clear_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status); |
cc56feb2 EG |
256 | |
257 | /* Stop device's DMA activity */ | |
7afe3705 | 258 | iwl_pcie_apm_stop_master(trans); |
cc56feb2 EG |
259 | |
260 | /* Reset the entire device */ | |
261 | iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET); | |
262 | ||
263 | udelay(10); | |
264 | ||
265 | /* | |
266 | * Clear "initialization complete" bit to move adapter from | |
267 | * D0A* (powered-up Active) --> D0U* (Uninitialized) state. | |
268 | */ | |
269 | iwl_clear_bit(trans, CSR_GP_CNTRL, | |
270 | CSR_GP_CNTRL_REG_FLAG_INIT_DONE); | |
271 | } | |
272 | ||
7afe3705 | 273 | static int iwl_pcie_nic_init(struct iwl_trans *trans) |
392f8b78 | 274 | { |
7b11488f | 275 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
392f8b78 EG |
276 | unsigned long flags; |
277 | ||
278 | /* nic_init */ | |
7b11488f | 279 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
7afe3705 | 280 | iwl_pcie_apm_init(trans); |
392f8b78 EG |
281 | |
282 | /* Set interrupt coalescing calibration timer to default (512 usecs) */ | |
20d3b647 | 283 | iwl_write8(trans, CSR_INT_COALESCING, IWL_HOST_INT_CALIB_TIMEOUT_DEF); |
392f8b78 | 284 | |
7b11488f | 285 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
392f8b78 | 286 | |
ddaf5a5b | 287 | iwl_pcie_set_pwr(trans, false); |
392f8b78 | 288 | |
ecdb975c | 289 | iwl_op_mode_nic_config(trans->op_mode); |
392f8b78 EG |
290 | |
291 | /* Allocate the RX queue, or reset if it is already allocated */ | |
9805c446 | 292 | iwl_pcie_rx_init(trans); |
392f8b78 EG |
293 | |
294 | /* Allocate or reset and init all Tx and Command queues */ | |
f02831be | 295 | if (iwl_pcie_tx_init(trans)) |
392f8b78 EG |
296 | return -ENOMEM; |
297 | ||
035f7ff2 | 298 | if (trans->cfg->base_params->shadow_reg_enable) { |
392f8b78 | 299 | /* enable shadow regs in HW */ |
20d3b647 | 300 | iwl_set_bit(trans, CSR_MAC_SHADOW_REG_CTRL, 0x800FFFFF); |
d38069d1 | 301 | IWL_DEBUG_INFO(trans, "Enabling shadow registers in device\n"); |
392f8b78 EG |
302 | } |
303 | ||
392f8b78 EG |
304 | return 0; |
305 | } | |
306 | ||
307 | #define HW_READY_TIMEOUT (50) | |
308 | ||
309 | /* Note: returns poll_bit return value, which is >= 0 if success */ | |
7afe3705 | 310 | static int iwl_pcie_set_hw_ready(struct iwl_trans *trans) |
392f8b78 EG |
311 | { |
312 | int ret; | |
313 | ||
1042db2a | 314 | iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG, |
20d3b647 | 315 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY); |
392f8b78 EG |
316 | |
317 | /* See if we got it */ | |
1042db2a | 318 | ret = iwl_poll_bit(trans, CSR_HW_IF_CONFIG_REG, |
20d3b647 JB |
319 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY, |
320 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY, | |
321 | HW_READY_TIMEOUT); | |
392f8b78 | 322 | |
6d8f6eeb | 323 | IWL_DEBUG_INFO(trans, "hardware%s ready\n", ret < 0 ? " not" : ""); |
392f8b78 EG |
324 | return ret; |
325 | } | |
326 | ||
327 | /* Note: returns standard 0/-ERROR code */ | |
7afe3705 | 328 | static int iwl_pcie_prepare_card_hw(struct iwl_trans *trans) |
392f8b78 EG |
329 | { |
330 | int ret; | |
289e5501 | 331 | int t = 0; |
392f8b78 | 332 | |
6d8f6eeb | 333 | IWL_DEBUG_INFO(trans, "iwl_trans_prepare_card_hw enter\n"); |
392f8b78 | 334 | |
7afe3705 | 335 | ret = iwl_pcie_set_hw_ready(trans); |
ebb7678d | 336 | /* If the card is ready, exit 0 */ |
392f8b78 EG |
337 | if (ret >= 0) |
338 | return 0; | |
339 | ||
340 | /* If HW is not ready, prepare the conditions to check again */ | |
1042db2a | 341 | iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG, |
20d3b647 | 342 | CSR_HW_IF_CONFIG_REG_PREPARE); |
392f8b78 | 343 | |
289e5501 | 344 | do { |
7afe3705 | 345 | ret = iwl_pcie_set_hw_ready(trans); |
289e5501 EG |
346 | if (ret >= 0) |
347 | return 0; | |
392f8b78 | 348 | |
289e5501 EG |
349 | usleep_range(200, 1000); |
350 | t += 200; | |
351 | } while (t < 150000); | |
392f8b78 | 352 | |
392f8b78 EG |
353 | return ret; |
354 | } | |
355 | ||
cf614297 EG |
356 | /* |
357 | * ucode | |
358 | */ | |
7afe3705 | 359 | static int iwl_pcie_load_firmware_chunk(struct iwl_trans *trans, u32 dst_addr, |
83f84d7b | 360 | dma_addr_t phy_addr, u32 byte_cnt) |
cf614297 | 361 | { |
13df1aab | 362 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
cf614297 EG |
363 | int ret; |
364 | ||
13df1aab | 365 | trans_pcie->ucode_write_complete = false; |
cf614297 EG |
366 | |
367 | iwl_write_direct32(trans, | |
20d3b647 JB |
368 | FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL), |
369 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE); | |
cf614297 EG |
370 | |
371 | iwl_write_direct32(trans, | |
20d3b647 JB |
372 | FH_SRVC_CHNL_SRAM_ADDR_REG(FH_SRVC_CHNL), |
373 | dst_addr); | |
cf614297 EG |
374 | |
375 | iwl_write_direct32(trans, | |
83f84d7b JB |
376 | FH_TFDIB_CTRL0_REG(FH_SRVC_CHNL), |
377 | phy_addr & FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK); | |
cf614297 EG |
378 | |
379 | iwl_write_direct32(trans, | |
20d3b647 JB |
380 | FH_TFDIB_CTRL1_REG(FH_SRVC_CHNL), |
381 | (iwl_get_dma_hi_addr(phy_addr) | |
382 | << FH_MEM_TFDIB_REG1_ADDR_BITSHIFT) | byte_cnt); | |
cf614297 EG |
383 | |
384 | iwl_write_direct32(trans, | |
20d3b647 JB |
385 | FH_TCSR_CHNL_TX_BUF_STS_REG(FH_SRVC_CHNL), |
386 | 1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM | | |
387 | 1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX | | |
388 | FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID); | |
cf614297 EG |
389 | |
390 | iwl_write_direct32(trans, | |
20d3b647 JB |
391 | FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL), |
392 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE | | |
393 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE | | |
394 | FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD); | |
cf614297 | 395 | |
13df1aab JB |
396 | ret = wait_event_timeout(trans_pcie->ucode_write_waitq, |
397 | trans_pcie->ucode_write_complete, 5 * HZ); | |
cf614297 | 398 | if (!ret) { |
83f84d7b | 399 | IWL_ERR(trans, "Failed to load firmware chunk!\n"); |
cf614297 EG |
400 | return -ETIMEDOUT; |
401 | } | |
402 | ||
403 | return 0; | |
404 | } | |
405 | ||
7afe3705 | 406 | static int iwl_pcie_load_section(struct iwl_trans *trans, u8 section_num, |
83f84d7b | 407 | const struct fw_desc *section) |
cf614297 | 408 | { |
83f84d7b JB |
409 | u8 *v_addr; |
410 | dma_addr_t p_addr; | |
c571573a | 411 | u32 offset, chunk_sz = section->len; |
cf614297 EG |
412 | int ret = 0; |
413 | ||
83f84d7b JB |
414 | IWL_DEBUG_FW(trans, "[%d] uCode section being loaded...\n", |
415 | section_num); | |
416 | ||
c571573a EG |
417 | v_addr = dma_alloc_coherent(trans->dev, chunk_sz, &p_addr, |
418 | GFP_KERNEL | __GFP_NOWARN); | |
419 | if (!v_addr) { | |
420 | IWL_DEBUG_INFO(trans, "Falling back to small chunks of DMA\n"); | |
421 | chunk_sz = PAGE_SIZE; | |
422 | v_addr = dma_alloc_coherent(trans->dev, chunk_sz, | |
423 | &p_addr, GFP_KERNEL); | |
424 | if (!v_addr) | |
425 | return -ENOMEM; | |
426 | } | |
83f84d7b | 427 | |
c571573a | 428 | for (offset = 0; offset < section->len; offset += chunk_sz) { |
83f84d7b JB |
429 | u32 copy_size; |
430 | ||
c571573a | 431 | copy_size = min_t(u32, chunk_sz, section->len - offset); |
cf614297 | 432 | |
83f84d7b | 433 | memcpy(v_addr, (u8 *)section->data + offset, copy_size); |
7afe3705 EG |
434 | ret = iwl_pcie_load_firmware_chunk(trans, |
435 | section->offset + offset, | |
436 | p_addr, copy_size); | |
83f84d7b JB |
437 | if (ret) { |
438 | IWL_ERR(trans, | |
439 | "Could not load the [%d] uCode section\n", | |
440 | section_num); | |
441 | break; | |
6dfa8d01 | 442 | } |
83f84d7b JB |
443 | } |
444 | ||
c571573a | 445 | dma_free_coherent(trans->dev, chunk_sz, v_addr, p_addr); |
83f84d7b JB |
446 | return ret; |
447 | } | |
448 | ||
7afe3705 | 449 | static int iwl_pcie_load_given_ucode(struct iwl_trans *trans, |
0692fe41 | 450 | const struct fw_img *image) |
cf614297 | 451 | { |
2d1c0044 | 452 | int i, ret = 0; |
cf614297 | 453 | |
2d1c0044 | 454 | for (i = 0; i < IWL_UCODE_SECTION_MAX; i++) { |
83f84d7b | 455 | if (!image->sec[i].data) |
2d1c0044 | 456 | break; |
cf614297 | 457 | |
7afe3705 | 458 | ret = iwl_pcie_load_section(trans, i, &image->sec[i]); |
2d1c0044 JB |
459 | if (ret) |
460 | return ret; | |
461 | } | |
cf614297 EG |
462 | |
463 | /* Remove all resets to allow NIC to operate */ | |
464 | iwl_write32(trans, CSR_RESET, 0); | |
465 | ||
466 | return 0; | |
467 | } | |
468 | ||
0692fe41 | 469 | static int iwl_trans_pcie_start_fw(struct iwl_trans *trans, |
6ae02f3e | 470 | const struct fw_img *fw, bool run_in_rfkill) |
392f8b78 | 471 | { |
d18aa87f | 472 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
392f8b78 | 473 | int ret; |
c9eec95c | 474 | bool hw_rfkill; |
392f8b78 | 475 | |
496bab39 | 476 | /* This may fail if AMT took ownership of the device */ |
7afe3705 | 477 | if (iwl_pcie_prepare_card_hw(trans)) { |
6d8f6eeb | 478 | IWL_WARN(trans, "Exit HW not ready\n"); |
392f8b78 EG |
479 | return -EIO; |
480 | } | |
481 | ||
d18aa87f JB |
482 | clear_bit(STATUS_FW_ERROR, &trans_pcie->status); |
483 | ||
8c46bb70 EG |
484 | iwl_enable_rfkill_int(trans); |
485 | ||
392f8b78 | 486 | /* If platform's RF_KILL switch is NOT set to KILL */ |
8d425517 | 487 | hw_rfkill = iwl_is_rfkill_set(trans); |
4620020b EG |
488 | if (hw_rfkill) |
489 | set_bit(STATUS_RFKILL, &trans_pcie->status); | |
490 | else | |
491 | clear_bit(STATUS_RFKILL, &trans_pcie->status); | |
c9eec95c | 492 | iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill); |
6ae02f3e | 493 | if (hw_rfkill && !run_in_rfkill) |
392f8b78 | 494 | return -ERFKILL; |
392f8b78 | 495 | |
1042db2a | 496 | iwl_write32(trans, CSR_INT, 0xFFFFFFFF); |
392f8b78 | 497 | |
7afe3705 | 498 | ret = iwl_pcie_nic_init(trans); |
392f8b78 | 499 | if (ret) { |
6d8f6eeb | 500 | IWL_ERR(trans, "Unable to init nic\n"); |
392f8b78 EG |
501 | return ret; |
502 | } | |
503 | ||
504 | /* make sure rfkill handshake bits are cleared */ | |
1042db2a EG |
505 | iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
506 | iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, | |
392f8b78 EG |
507 | CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED); |
508 | ||
509 | /* clear (again), then enable host interrupts */ | |
1042db2a | 510 | iwl_write32(trans, CSR_INT, 0xFFFFFFFF); |
6d8f6eeb | 511 | iwl_enable_interrupts(trans); |
392f8b78 EG |
512 | |
513 | /* really make sure rfkill handshake bits are cleared */ | |
1042db2a EG |
514 | iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
515 | iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); | |
392f8b78 | 516 | |
cf614297 | 517 | /* Load the given image to the HW */ |
7afe3705 | 518 | return iwl_pcie_load_given_ucode(trans, fw); |
b3c2ce13 EG |
519 | } |
520 | ||
adca1235 | 521 | static void iwl_trans_pcie_fw_alive(struct iwl_trans *trans, u32 scd_addr) |
ed6a3803 | 522 | { |
990aa6d7 | 523 | iwl_pcie_reset_ict(trans); |
f02831be | 524 | iwl_pcie_tx_start(trans, scd_addr); |
c170b867 EG |
525 | } |
526 | ||
43e58856 | 527 | static void iwl_trans_pcie_stop_device(struct iwl_trans *trans) |
ae2c30bf | 528 | { |
43e58856 | 529 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
20d3b647 | 530 | unsigned long flags; |
ae2c30bf | 531 | |
43e58856 | 532 | /* tell the device to stop sending interrupts */ |
7b11488f | 533 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
ae2c30bf | 534 | iwl_disable_interrupts(trans); |
7b11488f | 535 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
ae2c30bf | 536 | |
ab6cf8e8 | 537 | /* device going down, Stop using ICT table */ |
990aa6d7 | 538 | iwl_pcie_disable_ict(trans); |
ab6cf8e8 EG |
539 | |
540 | /* | |
541 | * If a HW restart happens during firmware loading, | |
542 | * then the firmware loading might call this function | |
543 | * and later it might be called again due to the | |
544 | * restart. So don't process again if the device is | |
545 | * already dead. | |
546 | */ | |
83626404 | 547 | if (test_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status)) { |
f02831be | 548 | iwl_pcie_tx_stop(trans); |
9805c446 | 549 | iwl_pcie_rx_stop(trans); |
6379103e | 550 | |
ab6cf8e8 | 551 | /* Power-down device's busmaster DMA clocks */ |
1042db2a | 552 | iwl_write_prph(trans, APMG_CLK_DIS_REG, |
ab6cf8e8 EG |
553 | APMG_CLK_VAL_DMA_CLK_RQT); |
554 | udelay(5); | |
555 | } | |
556 | ||
557 | /* Make sure (redundant) we've released our request to stay awake */ | |
1042db2a | 558 | iwl_clear_bit(trans, CSR_GP_CNTRL, |
20d3b647 | 559 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); |
ab6cf8e8 EG |
560 | |
561 | /* Stop the device, and put it in low power state */ | |
7afe3705 | 562 | iwl_pcie_apm_stop(trans); |
43e58856 EG |
563 | |
564 | /* Upon stop, the APM issues an interrupt if HW RF kill is set. | |
565 | * Clean again the interrupt here | |
566 | */ | |
7b11488f | 567 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
43e58856 | 568 | iwl_disable_interrupts(trans); |
7b11488f | 569 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
43e58856 | 570 | |
218733cf EG |
571 | iwl_enable_rfkill_int(trans); |
572 | ||
43e58856 | 573 | /* stop and reset the on-board processor */ |
1042db2a | 574 | iwl_write32(trans, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET); |
74fda971 DF |
575 | |
576 | /* clear all status bits */ | |
577 | clear_bit(STATUS_HCMD_ACTIVE, &trans_pcie->status); | |
578 | clear_bit(STATUS_INT_ENABLED, &trans_pcie->status); | |
579 | clear_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status); | |
01d651d4 | 580 | clear_bit(STATUS_TPOWER_PMI, &trans_pcie->status); |
f946b529 | 581 | clear_bit(STATUS_RFKILL, &trans_pcie->status); |
ab6cf8e8 EG |
582 | } |
583 | ||
debff618 | 584 | static void iwl_trans_pcie_d3_suspend(struct iwl_trans *trans, bool test) |
2dd4f9f7 | 585 | { |
2dd4f9f7 | 586 | iwl_disable_interrupts(trans); |
debff618 JB |
587 | |
588 | /* | |
589 | * in testing mode, the host stays awake and the | |
590 | * hardware won't be reset (not even partially) | |
591 | */ | |
592 | if (test) | |
593 | return; | |
594 | ||
ddaf5a5b JB |
595 | iwl_pcie_disable_ict(trans); |
596 | ||
2dd4f9f7 JB |
597 | iwl_clear_bit(trans, CSR_GP_CNTRL, |
598 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
ddaf5a5b JB |
599 | iwl_clear_bit(trans, CSR_GP_CNTRL, |
600 | CSR_GP_CNTRL_REG_FLAG_INIT_DONE); | |
601 | ||
602 | /* | |
603 | * reset TX queues -- some of their registers reset during S3 | |
604 | * so if we don't reset everything here the D3 image would try | |
605 | * to execute some invalid memory upon resume | |
606 | */ | |
607 | iwl_trans_pcie_tx_reset(trans); | |
608 | ||
609 | iwl_pcie_set_pwr(trans, true); | |
610 | } | |
611 | ||
612 | static int iwl_trans_pcie_d3_resume(struct iwl_trans *trans, | |
debff618 JB |
613 | enum iwl_d3_status *status, |
614 | bool test) | |
ddaf5a5b JB |
615 | { |
616 | u32 val; | |
617 | int ret; | |
618 | ||
debff618 JB |
619 | if (test) { |
620 | iwl_enable_interrupts(trans); | |
621 | *status = IWL_D3_STATUS_ALIVE; | |
622 | return 0; | |
623 | } | |
624 | ||
ddaf5a5b JB |
625 | iwl_pcie_set_pwr(trans, false); |
626 | ||
627 | val = iwl_read32(trans, CSR_RESET); | |
628 | if (val & CSR_RESET_REG_FLAG_NEVO_RESET) { | |
629 | *status = IWL_D3_STATUS_RESET; | |
630 | return 0; | |
631 | } | |
632 | ||
633 | /* | |
634 | * Also enables interrupts - none will happen as the device doesn't | |
635 | * know we're waking it up, only when the opmode actually tells it | |
636 | * after this call. | |
637 | */ | |
638 | iwl_pcie_reset_ict(trans); | |
639 | ||
640 | iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
641 | iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE); | |
642 | ||
643 | ret = iwl_poll_bit(trans, CSR_GP_CNTRL, | |
644 | CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, | |
645 | CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, | |
646 | 25000); | |
647 | if (ret) { | |
648 | IWL_ERR(trans, "Failed to resume the device (mac ready)\n"); | |
649 | return ret; | |
650 | } | |
651 | ||
652 | iwl_trans_pcie_tx_reset(trans); | |
653 | ||
654 | ret = iwl_pcie_rx_init(trans); | |
655 | if (ret) { | |
656 | IWL_ERR(trans, "Failed to resume the device (RX reset)\n"); | |
657 | return ret; | |
658 | } | |
659 | ||
ddaf5a5b JB |
660 | *status = IWL_D3_STATUS_ALIVE; |
661 | return 0; | |
2dd4f9f7 JB |
662 | } |
663 | ||
57a1dc89 | 664 | static int iwl_trans_pcie_start_hw(struct iwl_trans *trans) |
e6bb4c9c | 665 | { |
4620020b | 666 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
c9eec95c | 667 | bool hw_rfkill; |
a8b691e6 | 668 | int err; |
e6bb4c9c | 669 | |
7afe3705 | 670 | err = iwl_pcie_prepare_card_hw(trans); |
ebb7678d | 671 | if (err) { |
d6f1c316 | 672 | IWL_ERR(trans, "Error while preparing HW: %d\n", err); |
a8b691e6 | 673 | return err; |
ebb7678d | 674 | } |
a6c684ee | 675 | |
2997494f EG |
676 | /* Reset the entire device */ |
677 | iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET); | |
678 | ||
679 | usleep_range(10, 15); | |
680 | ||
7afe3705 | 681 | iwl_pcie_apm_init(trans); |
a6c684ee | 682 | |
226c02ca EG |
683 | /* From now on, the op_mode will be kept updated about RF kill state */ |
684 | iwl_enable_rfkill_int(trans); | |
685 | ||
8d425517 | 686 | hw_rfkill = iwl_is_rfkill_set(trans); |
4620020b EG |
687 | if (hw_rfkill) |
688 | set_bit(STATUS_RFKILL, &trans_pcie->status); | |
689 | else | |
690 | clear_bit(STATUS_RFKILL, &trans_pcie->status); | |
c9eec95c | 691 | iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill); |
d48e2074 | 692 | |
a8b691e6 | 693 | return 0; |
e6bb4c9c EG |
694 | } |
695 | ||
218733cf EG |
696 | static void iwl_trans_pcie_stop_hw(struct iwl_trans *trans, |
697 | bool op_mode_leaving) | |
cc56feb2 | 698 | { |
20d3b647 | 699 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
d23f78e6 | 700 | bool hw_rfkill; |
218733cf | 701 | unsigned long flags; |
d23f78e6 | 702 | |
ee7d737c DS |
703 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
704 | iwl_disable_interrupts(trans); | |
705 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); | |
706 | ||
7afe3705 | 707 | iwl_pcie_apm_stop(trans); |
cc56feb2 | 708 | |
218733cf EG |
709 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
710 | iwl_disable_interrupts(trans); | |
711 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); | |
1df06bdc | 712 | |
8d96bb61 EG |
713 | iwl_pcie_disable_ict(trans); |
714 | ||
218733cf EG |
715 | if (!op_mode_leaving) { |
716 | /* | |
717 | * Even if we stop the HW, we still want the RF kill | |
718 | * interrupt | |
719 | */ | |
720 | iwl_enable_rfkill_int(trans); | |
721 | ||
722 | /* | |
723 | * Check again since the RF kill state may have changed while | |
724 | * all the interrupts were disabled, in this case we couldn't | |
725 | * receive the RF kill interrupt and update the state in the | |
726 | * op_mode. | |
727 | */ | |
728 | hw_rfkill = iwl_is_rfkill_set(trans); | |
4620020b EG |
729 | if (hw_rfkill) |
730 | set_bit(STATUS_RFKILL, &trans_pcie->status); | |
731 | else | |
732 | clear_bit(STATUS_RFKILL, &trans_pcie->status); | |
218733cf EG |
733 | iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill); |
734 | } | |
cc56feb2 EG |
735 | } |
736 | ||
03905495 EG |
737 | static void iwl_trans_pcie_write8(struct iwl_trans *trans, u32 ofs, u8 val) |
738 | { | |
05f5b97e | 739 | writeb(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs); |
03905495 EG |
740 | } |
741 | ||
742 | static void iwl_trans_pcie_write32(struct iwl_trans *trans, u32 ofs, u32 val) | |
743 | { | |
05f5b97e | 744 | writel(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs); |
03905495 EG |
745 | } |
746 | ||
747 | static u32 iwl_trans_pcie_read32(struct iwl_trans *trans, u32 ofs) | |
748 | { | |
05f5b97e | 749 | return readl(IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs); |
03905495 EG |
750 | } |
751 | ||
6a06b6c1 EG |
752 | static u32 iwl_trans_pcie_read_prph(struct iwl_trans *trans, u32 reg) |
753 | { | |
f9477c17 AP |
754 | iwl_trans_pcie_write32(trans, HBUS_TARG_PRPH_RADDR, |
755 | ((reg & 0x000FFFFF) | (3 << 24))); | |
6a06b6c1 EG |
756 | return iwl_trans_pcie_read32(trans, HBUS_TARG_PRPH_RDAT); |
757 | } | |
758 | ||
759 | static void iwl_trans_pcie_write_prph(struct iwl_trans *trans, u32 addr, | |
760 | u32 val) | |
761 | { | |
762 | iwl_trans_pcie_write32(trans, HBUS_TARG_PRPH_WADDR, | |
f9477c17 | 763 | ((addr & 0x000FFFFF) | (3 << 24))); |
6a06b6c1 EG |
764 | iwl_trans_pcie_write32(trans, HBUS_TARG_PRPH_WDAT, val); |
765 | } | |
766 | ||
c6f600fc | 767 | static void iwl_trans_pcie_configure(struct iwl_trans *trans, |
9eae88fa | 768 | const struct iwl_trans_config *trans_cfg) |
c6f600fc MV |
769 | { |
770 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
771 | ||
772 | trans_pcie->cmd_queue = trans_cfg->cmd_queue; | |
b04db9ac | 773 | trans_pcie->cmd_fifo = trans_cfg->cmd_fifo; |
d663ee73 JB |
774 | if (WARN_ON(trans_cfg->n_no_reclaim_cmds > MAX_NO_RECLAIM_CMDS)) |
775 | trans_pcie->n_no_reclaim_cmds = 0; | |
776 | else | |
777 | trans_pcie->n_no_reclaim_cmds = trans_cfg->n_no_reclaim_cmds; | |
778 | if (trans_pcie->n_no_reclaim_cmds) | |
779 | memcpy(trans_pcie->no_reclaim_cmds, trans_cfg->no_reclaim_cmds, | |
780 | trans_pcie->n_no_reclaim_cmds * sizeof(u8)); | |
9eae88fa | 781 | |
b2cf410c JB |
782 | trans_pcie->rx_buf_size_8k = trans_cfg->rx_buf_size_8k; |
783 | if (trans_pcie->rx_buf_size_8k) | |
784 | trans_pcie->rx_page_order = get_order(8 * 1024); | |
785 | else | |
786 | trans_pcie->rx_page_order = get_order(4 * 1024); | |
7c5ba4a8 JB |
787 | |
788 | trans_pcie->wd_timeout = | |
789 | msecs_to_jiffies(trans_cfg->queue_watchdog_timeout); | |
d9fb6465 JB |
790 | |
791 | trans_pcie->command_names = trans_cfg->command_names; | |
046db346 | 792 | trans_pcie->bc_table_dword = trans_cfg->bc_table_dword; |
c6f600fc MV |
793 | } |
794 | ||
d1ff5253 | 795 | void iwl_trans_pcie_free(struct iwl_trans *trans) |
34c1b7ba | 796 | { |
20d3b647 | 797 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
a42a1844 | 798 | |
0aa86df6 | 799 | synchronize_irq(trans_pcie->pci_dev->irq); |
0aa86df6 | 800 | |
f02831be | 801 | iwl_pcie_tx_free(trans); |
9805c446 | 802 | iwl_pcie_rx_free(trans); |
6379103e | 803 | |
a8b691e6 JB |
804 | free_irq(trans_pcie->pci_dev->irq, trans); |
805 | iwl_pcie_free_ict(trans); | |
a42a1844 EG |
806 | |
807 | pci_disable_msi(trans_pcie->pci_dev); | |
05f5b97e | 808 | iounmap(trans_pcie->hw_base); |
a42a1844 EG |
809 | pci_release_regions(trans_pcie->pci_dev); |
810 | pci_disable_device(trans_pcie->pci_dev); | |
59c647b6 | 811 | kmem_cache_destroy(trans->dev_cmd_pool); |
a42a1844 | 812 | |
6d8f6eeb | 813 | kfree(trans); |
34c1b7ba EG |
814 | } |
815 | ||
47107e84 DF |
816 | static void iwl_trans_pcie_set_pmi(struct iwl_trans *trans, bool state) |
817 | { | |
818 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
819 | ||
820 | if (state) | |
01d651d4 | 821 | set_bit(STATUS_TPOWER_PMI, &trans_pcie->status); |
47107e84 | 822 | else |
01d651d4 | 823 | clear_bit(STATUS_TPOWER_PMI, &trans_pcie->status); |
47107e84 DF |
824 | } |
825 | ||
e56b04ef LE |
826 | static bool iwl_trans_pcie_grab_nic_access(struct iwl_trans *trans, bool silent, |
827 | unsigned long *flags) | |
7a65d170 EG |
828 | { |
829 | int ret; | |
cfb4e624 JB |
830 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
831 | ||
832 | spin_lock_irqsave(&trans_pcie->reg_lock, *flags); | |
7a65d170 EG |
833 | |
834 | /* this bit wakes up the NIC */ | |
e139dc4a LE |
835 | __iwl_trans_pcie_set_bit(trans, CSR_GP_CNTRL, |
836 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
7a65d170 EG |
837 | |
838 | /* | |
839 | * These bits say the device is running, and should keep running for | |
840 | * at least a short while (at least as long as MAC_ACCESS_REQ stays 1), | |
841 | * but they do not indicate that embedded SRAM is restored yet; | |
842 | * 3945 and 4965 have volatile SRAM, and must save/restore contents | |
843 | * to/from host DRAM when sleeping/waking for power-saving. | |
844 | * Each direction takes approximately 1/4 millisecond; with this | |
845 | * overhead, it's a good idea to grab and hold MAC_ACCESS_REQUEST if a | |
846 | * series of register accesses are expected (e.g. reading Event Log), | |
847 | * to keep device from sleeping. | |
848 | * | |
849 | * CSR_UCODE_DRV_GP1 register bit MAC_SLEEP == 0 indicates that | |
850 | * SRAM is okay/restored. We don't check that here because this call | |
851 | * is just for hardware register access; but GP1 MAC_SLEEP check is a | |
852 | * good idea before accessing 3945/4965 SRAM (e.g. reading Event Log). | |
853 | * | |
854 | * 5000 series and later (including 1000 series) have non-volatile SRAM, | |
855 | * and do not save/restore SRAM when power cycling. | |
856 | */ | |
857 | ret = iwl_poll_bit(trans, CSR_GP_CNTRL, | |
858 | CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN, | |
859 | (CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY | | |
860 | CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP), 15000); | |
861 | if (unlikely(ret < 0)) { | |
862 | iwl_write32(trans, CSR_RESET, CSR_RESET_REG_FLAG_FORCE_NMI); | |
863 | if (!silent) { | |
864 | u32 val = iwl_read32(trans, CSR_GP_CNTRL); | |
865 | WARN_ONCE(1, | |
866 | "Timeout waiting for hardware access (CSR_GP_CNTRL 0x%08x)\n", | |
867 | val); | |
cfb4e624 | 868 | spin_unlock_irqrestore(&trans_pcie->reg_lock, *flags); |
7a65d170 EG |
869 | return false; |
870 | } | |
871 | } | |
872 | ||
e56b04ef LE |
873 | /* |
874 | * Fool sparse by faking we release the lock - sparse will | |
875 | * track nic_access anyway. | |
876 | */ | |
cfb4e624 | 877 | __release(&trans_pcie->reg_lock); |
7a65d170 EG |
878 | return true; |
879 | } | |
880 | ||
e56b04ef LE |
881 | static void iwl_trans_pcie_release_nic_access(struct iwl_trans *trans, |
882 | unsigned long *flags) | |
7a65d170 | 883 | { |
cfb4e624 | 884 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
e56b04ef | 885 | |
cfb4e624 | 886 | lockdep_assert_held(&trans_pcie->reg_lock); |
e56b04ef LE |
887 | |
888 | /* | |
889 | * Fool sparse by faking we acquiring the lock - sparse will | |
890 | * track nic_access anyway. | |
891 | */ | |
cfb4e624 | 892 | __acquire(&trans_pcie->reg_lock); |
e56b04ef | 893 | |
e139dc4a LE |
894 | __iwl_trans_pcie_clear_bit(trans, CSR_GP_CNTRL, |
895 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
7a65d170 EG |
896 | /* |
897 | * Above we read the CSR_GP_CNTRL register, which will flush | |
898 | * any previous writes, but we need the write that clears the | |
899 | * MAC_ACCESS_REQ bit to be performed before any other writes | |
900 | * scheduled on different CPUs (after we drop reg_lock). | |
901 | */ | |
902 | mmiowb(); | |
cfb4e624 | 903 | spin_unlock_irqrestore(&trans_pcie->reg_lock, *flags); |
7a65d170 EG |
904 | } |
905 | ||
4fd442db EG |
906 | static int iwl_trans_pcie_read_mem(struct iwl_trans *trans, u32 addr, |
907 | void *buf, int dwords) | |
908 | { | |
909 | unsigned long flags; | |
910 | int offs, ret = 0; | |
911 | u32 *vals = buf; | |
912 | ||
e56b04ef | 913 | if (iwl_trans_grab_nic_access(trans, false, &flags)) { |
4fd442db EG |
914 | iwl_write32(trans, HBUS_TARG_MEM_RADDR, addr); |
915 | for (offs = 0; offs < dwords; offs++) | |
916 | vals[offs] = iwl_read32(trans, HBUS_TARG_MEM_RDAT); | |
e56b04ef | 917 | iwl_trans_release_nic_access(trans, &flags); |
4fd442db EG |
918 | } else { |
919 | ret = -EBUSY; | |
920 | } | |
4fd442db EG |
921 | return ret; |
922 | } | |
923 | ||
924 | static int iwl_trans_pcie_write_mem(struct iwl_trans *trans, u32 addr, | |
bf0fd5da | 925 | const void *buf, int dwords) |
4fd442db EG |
926 | { |
927 | unsigned long flags; | |
928 | int offs, ret = 0; | |
bf0fd5da | 929 | const u32 *vals = buf; |
4fd442db | 930 | |
e56b04ef | 931 | if (iwl_trans_grab_nic_access(trans, false, &flags)) { |
4fd442db EG |
932 | iwl_write32(trans, HBUS_TARG_MEM_WADDR, addr); |
933 | for (offs = 0; offs < dwords; offs++) | |
01387ffd EG |
934 | iwl_write32(trans, HBUS_TARG_MEM_WDAT, |
935 | vals ? vals[offs] : 0); | |
e56b04ef | 936 | iwl_trans_release_nic_access(trans, &flags); |
4fd442db EG |
937 | } else { |
938 | ret = -EBUSY; | |
939 | } | |
4fd442db EG |
940 | return ret; |
941 | } | |
7a65d170 | 942 | |
5f178cd2 EG |
943 | #define IWL_FLUSH_WAIT_MS 2000 |
944 | ||
990aa6d7 | 945 | static int iwl_trans_pcie_wait_txq_empty(struct iwl_trans *trans) |
5f178cd2 | 946 | { |
8ad71bef | 947 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
990aa6d7 | 948 | struct iwl_txq *txq; |
5f178cd2 EG |
949 | struct iwl_queue *q; |
950 | int cnt; | |
951 | unsigned long now = jiffies; | |
1c3fea82 EG |
952 | u32 scd_sram_addr; |
953 | u8 buf[16]; | |
5f178cd2 EG |
954 | int ret = 0; |
955 | ||
956 | /* waiting for all the tx frames complete might take a while */ | |
035f7ff2 | 957 | for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) { |
9ba1947a | 958 | if (cnt == trans_pcie->cmd_queue) |
5f178cd2 | 959 | continue; |
8ad71bef | 960 | txq = &trans_pcie->txq[cnt]; |
5f178cd2 EG |
961 | q = &txq->q; |
962 | while (q->read_ptr != q->write_ptr && !time_after(jiffies, | |
963 | now + msecs_to_jiffies(IWL_FLUSH_WAIT_MS))) | |
964 | msleep(1); | |
965 | ||
966 | if (q->read_ptr != q->write_ptr) { | |
1c3fea82 EG |
967 | IWL_ERR(trans, |
968 | "fail to flush all tx fifo queues Q %d\n", cnt); | |
5f178cd2 EG |
969 | ret = -ETIMEDOUT; |
970 | break; | |
971 | } | |
972 | } | |
1c3fea82 EG |
973 | |
974 | if (!ret) | |
975 | return 0; | |
976 | ||
977 | IWL_ERR(trans, "Current SW read_ptr %d write_ptr %d\n", | |
978 | txq->q.read_ptr, txq->q.write_ptr); | |
979 | ||
980 | scd_sram_addr = trans_pcie->scd_base_addr + | |
981 | SCD_TX_STTS_QUEUE_OFFSET(txq->q.id); | |
982 | iwl_trans_read_mem_bytes(trans, scd_sram_addr, buf, sizeof(buf)); | |
983 | ||
984 | iwl_print_hex_error(trans, buf, sizeof(buf)); | |
985 | ||
986 | for (cnt = 0; cnt < FH_TCSR_CHNL_NUM; cnt++) | |
987 | IWL_ERR(trans, "FH TRBs(%d) = 0x%08x\n", cnt, | |
988 | iwl_read_direct32(trans, FH_TX_TRB_REG(cnt))); | |
989 | ||
990 | for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) { | |
991 | u32 status = iwl_read_prph(trans, SCD_QUEUE_STATUS_BITS(cnt)); | |
992 | u8 fifo = (status >> SCD_QUEUE_STTS_REG_POS_TXF) & 0x7; | |
993 | bool active = !!(status & BIT(SCD_QUEUE_STTS_REG_POS_ACTIVE)); | |
994 | u32 tbl_dw = | |
995 | iwl_trans_read_mem32(trans, trans_pcie->scd_base_addr + | |
996 | SCD_TRANS_TBL_OFFSET_QUEUE(cnt)); | |
997 | ||
998 | if (cnt & 0x1) | |
999 | tbl_dw = (tbl_dw & 0xFFFF0000) >> 16; | |
1000 | else | |
1001 | tbl_dw = tbl_dw & 0x0000FFFF; | |
1002 | ||
1003 | IWL_ERR(trans, | |
1004 | "Q %d is %sactive and mapped to fifo %d ra_tid 0x%04x [%d,%d]\n", | |
1005 | cnt, active ? "" : "in", fifo, tbl_dw, | |
1006 | iwl_read_prph(trans, | |
1007 | SCD_QUEUE_RDPTR(cnt)) & (txq->q.n_bd - 1), | |
1008 | iwl_read_prph(trans, SCD_QUEUE_WRPTR(cnt))); | |
1009 | } | |
1010 | ||
5f178cd2 EG |
1011 | return ret; |
1012 | } | |
1013 | ||
e139dc4a LE |
1014 | static void iwl_trans_pcie_set_bits_mask(struct iwl_trans *trans, u32 reg, |
1015 | u32 mask, u32 value) | |
1016 | { | |
e56b04ef | 1017 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
e139dc4a LE |
1018 | unsigned long flags; |
1019 | ||
e56b04ef | 1020 | spin_lock_irqsave(&trans_pcie->reg_lock, flags); |
e139dc4a | 1021 | __iwl_trans_pcie_set_bits_mask(trans, reg, mask, value); |
e56b04ef | 1022 | spin_unlock_irqrestore(&trans_pcie->reg_lock, flags); |
e139dc4a LE |
1023 | } |
1024 | ||
ff620849 EG |
1025 | static const char *get_csr_string(int cmd) |
1026 | { | |
d9fb6465 | 1027 | #define IWL_CMD(x) case x: return #x |
ff620849 EG |
1028 | switch (cmd) { |
1029 | IWL_CMD(CSR_HW_IF_CONFIG_REG); | |
1030 | IWL_CMD(CSR_INT_COALESCING); | |
1031 | IWL_CMD(CSR_INT); | |
1032 | IWL_CMD(CSR_INT_MASK); | |
1033 | IWL_CMD(CSR_FH_INT_STATUS); | |
1034 | IWL_CMD(CSR_GPIO_IN); | |
1035 | IWL_CMD(CSR_RESET); | |
1036 | IWL_CMD(CSR_GP_CNTRL); | |
1037 | IWL_CMD(CSR_HW_REV); | |
1038 | IWL_CMD(CSR_EEPROM_REG); | |
1039 | IWL_CMD(CSR_EEPROM_GP); | |
1040 | IWL_CMD(CSR_OTP_GP_REG); | |
1041 | IWL_CMD(CSR_GIO_REG); | |
1042 | IWL_CMD(CSR_GP_UCODE_REG); | |
1043 | IWL_CMD(CSR_GP_DRIVER_REG); | |
1044 | IWL_CMD(CSR_UCODE_DRV_GP1); | |
1045 | IWL_CMD(CSR_UCODE_DRV_GP2); | |
1046 | IWL_CMD(CSR_LED_REG); | |
1047 | IWL_CMD(CSR_DRAM_INT_TBL_REG); | |
1048 | IWL_CMD(CSR_GIO_CHICKEN_BITS); | |
1049 | IWL_CMD(CSR_ANA_PLL_CFG); | |
1050 | IWL_CMD(CSR_HW_REV_WA_REG); | |
1051 | IWL_CMD(CSR_DBG_HPET_MEM_REG); | |
1052 | default: | |
1053 | return "UNKNOWN"; | |
1054 | } | |
d9fb6465 | 1055 | #undef IWL_CMD |
ff620849 EG |
1056 | } |
1057 | ||
990aa6d7 | 1058 | void iwl_pcie_dump_csr(struct iwl_trans *trans) |
ff620849 EG |
1059 | { |
1060 | int i; | |
1061 | static const u32 csr_tbl[] = { | |
1062 | CSR_HW_IF_CONFIG_REG, | |
1063 | CSR_INT_COALESCING, | |
1064 | CSR_INT, | |
1065 | CSR_INT_MASK, | |
1066 | CSR_FH_INT_STATUS, | |
1067 | CSR_GPIO_IN, | |
1068 | CSR_RESET, | |
1069 | CSR_GP_CNTRL, | |
1070 | CSR_HW_REV, | |
1071 | CSR_EEPROM_REG, | |
1072 | CSR_EEPROM_GP, | |
1073 | CSR_OTP_GP_REG, | |
1074 | CSR_GIO_REG, | |
1075 | CSR_GP_UCODE_REG, | |
1076 | CSR_GP_DRIVER_REG, | |
1077 | CSR_UCODE_DRV_GP1, | |
1078 | CSR_UCODE_DRV_GP2, | |
1079 | CSR_LED_REG, | |
1080 | CSR_DRAM_INT_TBL_REG, | |
1081 | CSR_GIO_CHICKEN_BITS, | |
1082 | CSR_ANA_PLL_CFG, | |
1083 | CSR_HW_REV_WA_REG, | |
1084 | CSR_DBG_HPET_MEM_REG | |
1085 | }; | |
1086 | IWL_ERR(trans, "CSR values:\n"); | |
1087 | IWL_ERR(trans, "(2nd byte of CSR_INT_COALESCING is " | |
1088 | "CSR_INT_PERIODIC_REG)\n"); | |
1089 | for (i = 0; i < ARRAY_SIZE(csr_tbl); i++) { | |
1090 | IWL_ERR(trans, " %25s: 0X%08x\n", | |
1091 | get_csr_string(csr_tbl[i]), | |
1042db2a | 1092 | iwl_read32(trans, csr_tbl[i])); |
ff620849 EG |
1093 | } |
1094 | } | |
1095 | ||
87e5666c EG |
1096 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
1097 | /* create and remove of files */ | |
1098 | #define DEBUGFS_ADD_FILE(name, parent, mode) do { \ | |
5a878bf6 | 1099 | if (!debugfs_create_file(#name, mode, parent, trans, \ |
87e5666c | 1100 | &iwl_dbgfs_##name##_ops)) \ |
9da987ac | 1101 | goto err; \ |
87e5666c EG |
1102 | } while (0) |
1103 | ||
1104 | /* file operation */ | |
87e5666c | 1105 | #define DEBUGFS_READ_FILE_OPS(name) \ |
87e5666c EG |
1106 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ |
1107 | .read = iwl_dbgfs_##name##_read, \ | |
234e3405 | 1108 | .open = simple_open, \ |
87e5666c EG |
1109 | .llseek = generic_file_llseek, \ |
1110 | }; | |
1111 | ||
16db88ba | 1112 | #define DEBUGFS_WRITE_FILE_OPS(name) \ |
16db88ba EG |
1113 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ |
1114 | .write = iwl_dbgfs_##name##_write, \ | |
234e3405 | 1115 | .open = simple_open, \ |
16db88ba EG |
1116 | .llseek = generic_file_llseek, \ |
1117 | }; | |
1118 | ||
87e5666c | 1119 | #define DEBUGFS_READ_WRITE_FILE_OPS(name) \ |
87e5666c EG |
1120 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ |
1121 | .write = iwl_dbgfs_##name##_write, \ | |
1122 | .read = iwl_dbgfs_##name##_read, \ | |
234e3405 | 1123 | .open = simple_open, \ |
87e5666c EG |
1124 | .llseek = generic_file_llseek, \ |
1125 | }; | |
1126 | ||
87e5666c | 1127 | static ssize_t iwl_dbgfs_tx_queue_read(struct file *file, |
20d3b647 JB |
1128 | char __user *user_buf, |
1129 | size_t count, loff_t *ppos) | |
8ad71bef | 1130 | { |
5a878bf6 | 1131 | struct iwl_trans *trans = file->private_data; |
8ad71bef | 1132 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
990aa6d7 | 1133 | struct iwl_txq *txq; |
87e5666c EG |
1134 | struct iwl_queue *q; |
1135 | char *buf; | |
1136 | int pos = 0; | |
1137 | int cnt; | |
1138 | int ret; | |
1745e440 WYG |
1139 | size_t bufsz; |
1140 | ||
035f7ff2 | 1141 | bufsz = sizeof(char) * 64 * trans->cfg->base_params->num_of_queues; |
87e5666c | 1142 | |
f9e75447 | 1143 | if (!trans_pcie->txq) |
87e5666c | 1144 | return -EAGAIN; |
f9e75447 | 1145 | |
87e5666c EG |
1146 | buf = kzalloc(bufsz, GFP_KERNEL); |
1147 | if (!buf) | |
1148 | return -ENOMEM; | |
1149 | ||
035f7ff2 | 1150 | for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) { |
8ad71bef | 1151 | txq = &trans_pcie->txq[cnt]; |
87e5666c EG |
1152 | q = &txq->q; |
1153 | pos += scnprintf(buf + pos, bufsz - pos, | |
9eae88fa | 1154 | "hwq %.2d: read=%u write=%u use=%d stop=%d\n", |
87e5666c | 1155 | cnt, q->read_ptr, q->write_ptr, |
9eae88fa JB |
1156 | !!test_bit(cnt, trans_pcie->queue_used), |
1157 | !!test_bit(cnt, trans_pcie->queue_stopped)); | |
87e5666c EG |
1158 | } |
1159 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1160 | kfree(buf); | |
1161 | return ret; | |
1162 | } | |
1163 | ||
1164 | static ssize_t iwl_dbgfs_rx_queue_read(struct file *file, | |
20d3b647 JB |
1165 | char __user *user_buf, |
1166 | size_t count, loff_t *ppos) | |
1167 | { | |
5a878bf6 | 1168 | struct iwl_trans *trans = file->private_data; |
20d3b647 | 1169 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
990aa6d7 | 1170 | struct iwl_rxq *rxq = &trans_pcie->rxq; |
87e5666c EG |
1171 | char buf[256]; |
1172 | int pos = 0; | |
1173 | const size_t bufsz = sizeof(buf); | |
1174 | ||
1175 | pos += scnprintf(buf + pos, bufsz - pos, "read: %u\n", | |
1176 | rxq->read); | |
1177 | pos += scnprintf(buf + pos, bufsz - pos, "write: %u\n", | |
1178 | rxq->write); | |
1179 | pos += scnprintf(buf + pos, bufsz - pos, "free_count: %u\n", | |
1180 | rxq->free_count); | |
1181 | if (rxq->rb_stts) { | |
1182 | pos += scnprintf(buf + pos, bufsz - pos, "closed_rb_num: %u\n", | |
1183 | le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF); | |
1184 | } else { | |
1185 | pos += scnprintf(buf + pos, bufsz - pos, | |
1186 | "closed_rb_num: Not Allocated\n"); | |
1187 | } | |
1188 | return simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1189 | } | |
1190 | ||
1f7b6172 EG |
1191 | static ssize_t iwl_dbgfs_interrupt_read(struct file *file, |
1192 | char __user *user_buf, | |
20d3b647 JB |
1193 | size_t count, loff_t *ppos) |
1194 | { | |
1f7b6172 | 1195 | struct iwl_trans *trans = file->private_data; |
20d3b647 | 1196 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1f7b6172 EG |
1197 | struct isr_statistics *isr_stats = &trans_pcie->isr_stats; |
1198 | ||
1199 | int pos = 0; | |
1200 | char *buf; | |
1201 | int bufsz = 24 * 64; /* 24 items * 64 char per item */ | |
1202 | ssize_t ret; | |
1203 | ||
1204 | buf = kzalloc(bufsz, GFP_KERNEL); | |
f9e75447 | 1205 | if (!buf) |
1f7b6172 | 1206 | return -ENOMEM; |
1f7b6172 EG |
1207 | |
1208 | pos += scnprintf(buf + pos, bufsz - pos, | |
1209 | "Interrupt Statistics Report:\n"); | |
1210 | ||
1211 | pos += scnprintf(buf + pos, bufsz - pos, "HW Error:\t\t\t %u\n", | |
1212 | isr_stats->hw); | |
1213 | pos += scnprintf(buf + pos, bufsz - pos, "SW Error:\t\t\t %u\n", | |
1214 | isr_stats->sw); | |
1215 | if (isr_stats->sw || isr_stats->hw) { | |
1216 | pos += scnprintf(buf + pos, bufsz - pos, | |
1217 | "\tLast Restarting Code: 0x%X\n", | |
1218 | isr_stats->err_code); | |
1219 | } | |
1220 | #ifdef CONFIG_IWLWIFI_DEBUG | |
1221 | pos += scnprintf(buf + pos, bufsz - pos, "Frame transmitted:\t\t %u\n", | |
1222 | isr_stats->sch); | |
1223 | pos += scnprintf(buf + pos, bufsz - pos, "Alive interrupt:\t\t %u\n", | |
1224 | isr_stats->alive); | |
1225 | #endif | |
1226 | pos += scnprintf(buf + pos, bufsz - pos, | |
1227 | "HW RF KILL switch toggled:\t %u\n", isr_stats->rfkill); | |
1228 | ||
1229 | pos += scnprintf(buf + pos, bufsz - pos, "CT KILL:\t\t\t %u\n", | |
1230 | isr_stats->ctkill); | |
1231 | ||
1232 | pos += scnprintf(buf + pos, bufsz - pos, "Wakeup Interrupt:\t\t %u\n", | |
1233 | isr_stats->wakeup); | |
1234 | ||
1235 | pos += scnprintf(buf + pos, bufsz - pos, | |
1236 | "Rx command responses:\t\t %u\n", isr_stats->rx); | |
1237 | ||
1238 | pos += scnprintf(buf + pos, bufsz - pos, "Tx/FH interrupt:\t\t %u\n", | |
1239 | isr_stats->tx); | |
1240 | ||
1241 | pos += scnprintf(buf + pos, bufsz - pos, "Unexpected INTA:\t\t %u\n", | |
1242 | isr_stats->unhandled); | |
1243 | ||
1244 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1245 | kfree(buf); | |
1246 | return ret; | |
1247 | } | |
1248 | ||
1249 | static ssize_t iwl_dbgfs_interrupt_write(struct file *file, | |
1250 | const char __user *user_buf, | |
1251 | size_t count, loff_t *ppos) | |
1252 | { | |
1253 | struct iwl_trans *trans = file->private_data; | |
20d3b647 | 1254 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1f7b6172 EG |
1255 | struct isr_statistics *isr_stats = &trans_pcie->isr_stats; |
1256 | ||
1257 | char buf[8]; | |
1258 | int buf_size; | |
1259 | u32 reset_flag; | |
1260 | ||
1261 | memset(buf, 0, sizeof(buf)); | |
1262 | buf_size = min(count, sizeof(buf) - 1); | |
1263 | if (copy_from_user(buf, user_buf, buf_size)) | |
1264 | return -EFAULT; | |
1265 | if (sscanf(buf, "%x", &reset_flag) != 1) | |
1266 | return -EFAULT; | |
1267 | if (reset_flag == 0) | |
1268 | memset(isr_stats, 0, sizeof(*isr_stats)); | |
1269 | ||
1270 | return count; | |
1271 | } | |
1272 | ||
16db88ba | 1273 | static ssize_t iwl_dbgfs_csr_write(struct file *file, |
20d3b647 JB |
1274 | const char __user *user_buf, |
1275 | size_t count, loff_t *ppos) | |
16db88ba EG |
1276 | { |
1277 | struct iwl_trans *trans = file->private_data; | |
1278 | char buf[8]; | |
1279 | int buf_size; | |
1280 | int csr; | |
1281 | ||
1282 | memset(buf, 0, sizeof(buf)); | |
1283 | buf_size = min(count, sizeof(buf) - 1); | |
1284 | if (copy_from_user(buf, user_buf, buf_size)) | |
1285 | return -EFAULT; | |
1286 | if (sscanf(buf, "%d", &csr) != 1) | |
1287 | return -EFAULT; | |
1288 | ||
990aa6d7 | 1289 | iwl_pcie_dump_csr(trans); |
16db88ba EG |
1290 | |
1291 | return count; | |
1292 | } | |
1293 | ||
16db88ba | 1294 | static ssize_t iwl_dbgfs_fh_reg_read(struct file *file, |
20d3b647 JB |
1295 | char __user *user_buf, |
1296 | size_t count, loff_t *ppos) | |
16db88ba EG |
1297 | { |
1298 | struct iwl_trans *trans = file->private_data; | |
94543a8d | 1299 | char *buf = NULL; |
16db88ba EG |
1300 | int pos = 0; |
1301 | ssize_t ret = -EFAULT; | |
1302 | ||
313b0a29 | 1303 | ret = pos = iwl_dump_fh(trans, &buf); |
16db88ba EG |
1304 | if (buf) { |
1305 | ret = simple_read_from_buffer(user_buf, | |
1306 | count, ppos, buf, pos); | |
1307 | kfree(buf); | |
1308 | } | |
1309 | ||
1310 | return ret; | |
1311 | } | |
1312 | ||
1f7b6172 | 1313 | DEBUGFS_READ_WRITE_FILE_OPS(interrupt); |
16db88ba | 1314 | DEBUGFS_READ_FILE_OPS(fh_reg); |
87e5666c EG |
1315 | DEBUGFS_READ_FILE_OPS(rx_queue); |
1316 | DEBUGFS_READ_FILE_OPS(tx_queue); | |
16db88ba | 1317 | DEBUGFS_WRITE_FILE_OPS(csr); |
87e5666c EG |
1318 | |
1319 | /* | |
1320 | * Create the debugfs files and directories | |
1321 | * | |
1322 | */ | |
1323 | static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans, | |
20d3b647 | 1324 | struct dentry *dir) |
87e5666c | 1325 | { |
87e5666c EG |
1326 | DEBUGFS_ADD_FILE(rx_queue, dir, S_IRUSR); |
1327 | DEBUGFS_ADD_FILE(tx_queue, dir, S_IRUSR); | |
1f7b6172 | 1328 | DEBUGFS_ADD_FILE(interrupt, dir, S_IWUSR | S_IRUSR); |
16db88ba EG |
1329 | DEBUGFS_ADD_FILE(csr, dir, S_IWUSR); |
1330 | DEBUGFS_ADD_FILE(fh_reg, dir, S_IRUSR); | |
87e5666c | 1331 | return 0; |
9da987ac MV |
1332 | |
1333 | err: | |
1334 | IWL_ERR(trans, "failed to create the trans debugfs entry\n"); | |
1335 | return -ENOMEM; | |
87e5666c EG |
1336 | } |
1337 | #else | |
1338 | static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans, | |
20d3b647 JB |
1339 | struct dentry *dir) |
1340 | { | |
1341 | return 0; | |
1342 | } | |
87e5666c EG |
1343 | #endif /*CONFIG_IWLWIFI_DEBUGFS */ |
1344 | ||
d1ff5253 | 1345 | static const struct iwl_trans_ops trans_ops_pcie = { |
57a1dc89 | 1346 | .start_hw = iwl_trans_pcie_start_hw, |
cc56feb2 | 1347 | .stop_hw = iwl_trans_pcie_stop_hw, |
ed6a3803 | 1348 | .fw_alive = iwl_trans_pcie_fw_alive, |
cf614297 | 1349 | .start_fw = iwl_trans_pcie_start_fw, |
e6bb4c9c | 1350 | .stop_device = iwl_trans_pcie_stop_device, |
48d42c42 | 1351 | |
ddaf5a5b JB |
1352 | .d3_suspend = iwl_trans_pcie_d3_suspend, |
1353 | .d3_resume = iwl_trans_pcie_d3_resume, | |
2dd4f9f7 | 1354 | |
f02831be | 1355 | .send_cmd = iwl_trans_pcie_send_hcmd, |
c85eb619 | 1356 | |
e6bb4c9c | 1357 | .tx = iwl_trans_pcie_tx, |
a0eaad71 | 1358 | .reclaim = iwl_trans_pcie_reclaim, |
34c1b7ba | 1359 | |
d0624be6 | 1360 | .txq_disable = iwl_trans_pcie_txq_disable, |
4beaf6c2 | 1361 | .txq_enable = iwl_trans_pcie_txq_enable, |
34c1b7ba | 1362 | |
87e5666c | 1363 | .dbgfs_register = iwl_trans_pcie_dbgfs_register, |
5f178cd2 | 1364 | |
990aa6d7 | 1365 | .wait_tx_queue_empty = iwl_trans_pcie_wait_txq_empty, |
5f178cd2 | 1366 | |
03905495 EG |
1367 | .write8 = iwl_trans_pcie_write8, |
1368 | .write32 = iwl_trans_pcie_write32, | |
1369 | .read32 = iwl_trans_pcie_read32, | |
6a06b6c1 EG |
1370 | .read_prph = iwl_trans_pcie_read_prph, |
1371 | .write_prph = iwl_trans_pcie_write_prph, | |
4fd442db EG |
1372 | .read_mem = iwl_trans_pcie_read_mem, |
1373 | .write_mem = iwl_trans_pcie_write_mem, | |
c6f600fc | 1374 | .configure = iwl_trans_pcie_configure, |
47107e84 | 1375 | .set_pmi = iwl_trans_pcie_set_pmi, |
7a65d170 | 1376 | .grab_nic_access = iwl_trans_pcie_grab_nic_access, |
e139dc4a LE |
1377 | .release_nic_access = iwl_trans_pcie_release_nic_access, |
1378 | .set_bits_mask = iwl_trans_pcie_set_bits_mask, | |
e6bb4c9c | 1379 | }; |
a42a1844 | 1380 | |
87ce05a2 | 1381 | struct iwl_trans *iwl_trans_pcie_alloc(struct pci_dev *pdev, |
035f7ff2 EG |
1382 | const struct pci_device_id *ent, |
1383 | const struct iwl_cfg *cfg) | |
a42a1844 | 1384 | { |
a42a1844 EG |
1385 | struct iwl_trans_pcie *trans_pcie; |
1386 | struct iwl_trans *trans; | |
1387 | u16 pci_cmd; | |
1388 | int err; | |
1389 | ||
1390 | trans = kzalloc(sizeof(struct iwl_trans) + | |
20d3b647 | 1391 | sizeof(struct iwl_trans_pcie), GFP_KERNEL); |
6965a354 LC |
1392 | if (!trans) { |
1393 | err = -ENOMEM; | |
1394 | goto out; | |
1395 | } | |
a42a1844 EG |
1396 | |
1397 | trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
1398 | ||
1399 | trans->ops = &trans_ops_pcie; | |
035f7ff2 | 1400 | trans->cfg = cfg; |
2bfb5092 | 1401 | trans_lockdep_init(trans); |
a42a1844 | 1402 | trans_pcie->trans = trans; |
7b11488f | 1403 | spin_lock_init(&trans_pcie->irq_lock); |
e56b04ef | 1404 | spin_lock_init(&trans_pcie->reg_lock); |
13df1aab | 1405 | init_waitqueue_head(&trans_pcie->ucode_write_waitq); |
a42a1844 | 1406 | |
d819c6cf JB |
1407 | err = pci_enable_device(pdev); |
1408 | if (err) | |
1409 | goto out_no_pci; | |
1410 | ||
f2532b04 EG |
1411 | if (!cfg->base_params->pcie_l1_allowed) { |
1412 | /* | |
1413 | * W/A - seems to solve weird behavior. We need to remove this | |
1414 | * if we don't want to stay in L1 all the time. This wastes a | |
1415 | * lot of power. | |
1416 | */ | |
1417 | pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | | |
1418 | PCIE_LINK_STATE_L1 | | |
1419 | PCIE_LINK_STATE_CLKPM); | |
1420 | } | |
a42a1844 | 1421 | |
a42a1844 EG |
1422 | pci_set_master(pdev); |
1423 | ||
1424 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36)); | |
1425 | if (!err) | |
1426 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36)); | |
1427 | if (err) { | |
1428 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); | |
1429 | if (!err) | |
1430 | err = pci_set_consistent_dma_mask(pdev, | |
20d3b647 | 1431 | DMA_BIT_MASK(32)); |
a42a1844 EG |
1432 | /* both attempts failed: */ |
1433 | if (err) { | |
6a4b09f8 | 1434 | dev_err(&pdev->dev, "No suitable DMA available\n"); |
a42a1844 EG |
1435 | goto out_pci_disable_device; |
1436 | } | |
1437 | } | |
1438 | ||
1439 | err = pci_request_regions(pdev, DRV_NAME); | |
1440 | if (err) { | |
6a4b09f8 | 1441 | dev_err(&pdev->dev, "pci_request_regions failed\n"); |
a42a1844 EG |
1442 | goto out_pci_disable_device; |
1443 | } | |
1444 | ||
05f5b97e | 1445 | trans_pcie->hw_base = pci_ioremap_bar(pdev, 0); |
a42a1844 | 1446 | if (!trans_pcie->hw_base) { |
6a4b09f8 | 1447 | dev_err(&pdev->dev, "pci_ioremap_bar failed\n"); |
a42a1844 EG |
1448 | err = -ENODEV; |
1449 | goto out_pci_release_regions; | |
1450 | } | |
1451 | ||
a42a1844 EG |
1452 | /* We disable the RETRY_TIMEOUT register (0x41) to keep |
1453 | * PCI Tx retries from interfering with C3 CPU state */ | |
1454 | pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00); | |
1455 | ||
1456 | err = pci_enable_msi(pdev); | |
9f904b38 | 1457 | if (err) { |
6a4b09f8 | 1458 | dev_err(&pdev->dev, "pci_enable_msi failed(0X%x)\n", err); |
9f904b38 EG |
1459 | /* enable rfkill interrupt: hw bug w/a */ |
1460 | pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd); | |
1461 | if (pci_cmd & PCI_COMMAND_INTX_DISABLE) { | |
1462 | pci_cmd &= ~PCI_COMMAND_INTX_DISABLE; | |
1463 | pci_write_config_word(pdev, PCI_COMMAND, pci_cmd); | |
1464 | } | |
1465 | } | |
a42a1844 EG |
1466 | |
1467 | trans->dev = &pdev->dev; | |
a42a1844 | 1468 | trans_pcie->pci_dev = pdev; |
08079a49 | 1469 | trans->hw_rev = iwl_read32(trans, CSR_HW_REV); |
99673ee5 | 1470 | trans->hw_id = (pdev->device << 16) + pdev->subsystem_device; |
9ca85961 EG |
1471 | snprintf(trans->hw_id_str, sizeof(trans->hw_id_str), |
1472 | "PCI ID: 0x%04X:0x%04X", pdev->device, pdev->subsystem_device); | |
a42a1844 | 1473 | |
69a10b29 | 1474 | /* Initialize the wait queue for commands */ |
f946b529 | 1475 | init_waitqueue_head(&trans_pcie->wait_command_queue); |
69a10b29 | 1476 | |
3ec45882 JB |
1477 | snprintf(trans->dev_cmd_pool_name, sizeof(trans->dev_cmd_pool_name), |
1478 | "iwl_cmd_pool:%s", dev_name(trans->dev)); | |
59c647b6 EG |
1479 | |
1480 | trans->dev_cmd_headroom = 0; | |
1481 | trans->dev_cmd_pool = | |
3ec45882 | 1482 | kmem_cache_create(trans->dev_cmd_pool_name, |
59c647b6 EG |
1483 | sizeof(struct iwl_device_cmd) |
1484 | + trans->dev_cmd_headroom, | |
1485 | sizeof(void *), | |
1486 | SLAB_HWCACHE_ALIGN, | |
1487 | NULL); | |
1488 | ||
6965a354 LC |
1489 | if (!trans->dev_cmd_pool) { |
1490 | err = -ENOMEM; | |
59c647b6 | 1491 | goto out_pci_disable_msi; |
6965a354 | 1492 | } |
59c647b6 | 1493 | |
a8b691e6 JB |
1494 | trans_pcie->inta_mask = CSR_INI_SET_MASK; |
1495 | ||
a8b691e6 JB |
1496 | if (iwl_pcie_alloc_ict(trans)) |
1497 | goto out_free_cmd_pool; | |
1498 | ||
6965a354 LC |
1499 | err = request_threaded_irq(pdev->irq, iwl_pcie_isr_ict, |
1500 | iwl_pcie_irq_handler, | |
1501 | IRQF_SHARED, DRV_NAME, trans); | |
1502 | if (err) { | |
a8b691e6 JB |
1503 | IWL_ERR(trans, "Error allocating IRQ %d\n", pdev->irq); |
1504 | goto out_free_ict; | |
1505 | } | |
1506 | ||
a42a1844 EG |
1507 | return trans; |
1508 | ||
a8b691e6 JB |
1509 | out_free_ict: |
1510 | iwl_pcie_free_ict(trans); | |
1511 | out_free_cmd_pool: | |
1512 | kmem_cache_destroy(trans->dev_cmd_pool); | |
59c647b6 EG |
1513 | out_pci_disable_msi: |
1514 | pci_disable_msi(pdev); | |
a42a1844 EG |
1515 | out_pci_release_regions: |
1516 | pci_release_regions(pdev); | |
1517 | out_pci_disable_device: | |
1518 | pci_disable_device(pdev); | |
1519 | out_no_pci: | |
1520 | kfree(trans); | |
6965a354 LC |
1521 | out: |
1522 | return ERR_PTR(err); | |
a42a1844 | 1523 | } |