Commit | Line | Data |
---|---|---|
c85eb619 EG |
1 | /****************************************************************************** |
2 | * | |
3 | * This file is provided under a dual BSD/GPLv2 license. When using or | |
4 | * redistributing this file, you may do so under either license. | |
5 | * | |
6 | * GPL LICENSE SUMMARY | |
7 | * | |
4e318262 | 8 | * Copyright(c) 2007 - 2012 Intel Corporation. All rights reserved. |
c85eb619 EG |
9 | * |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of version 2 of the GNU General Public License as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, but | |
15 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
17 | * General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110, | |
22 | * USA | |
23 | * | |
24 | * The full GNU General Public License is included in this distribution | |
25 | * in the file called LICENSE.GPL. | |
26 | * | |
27 | * Contact Information: | |
28 | * Intel Linux Wireless <ilw@linux.intel.com> | |
29 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
30 | * | |
31 | * BSD LICENSE | |
32 | * | |
4e318262 | 33 | * Copyright(c) 2005 - 2012 Intel Corporation. All rights reserved. |
c85eb619 EG |
34 | * All rights reserved. |
35 | * | |
36 | * Redistribution and use in source and binary forms, with or without | |
37 | * modification, are permitted provided that the following conditions | |
38 | * are met: | |
39 | * | |
40 | * * Redistributions of source code must retain the above copyright | |
41 | * notice, this list of conditions and the following disclaimer. | |
42 | * * Redistributions in binary form must reproduce the above copyright | |
43 | * notice, this list of conditions and the following disclaimer in | |
44 | * the documentation and/or other materials provided with the | |
45 | * distribution. | |
46 | * * Neither the name Intel Corporation nor the names of its | |
47 | * contributors may be used to endorse or promote products derived | |
48 | * from this software without specific prior written permission. | |
49 | * | |
50 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
51 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
52 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
53 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
54 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
55 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
56 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
57 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
58 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
59 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
60 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
61 | * | |
62 | *****************************************************************************/ | |
a42a1844 EG |
63 | #include <linux/pci.h> |
64 | #include <linux/pci-aspm.h> | |
e6bb4c9c | 65 | #include <linux/interrupt.h> |
87e5666c | 66 | #include <linux/debugfs.h> |
cf614297 | 67 | #include <linux/sched.h> |
6d8f6eeb EG |
68 | #include <linux/bitops.h> |
69 | #include <linux/gfp.h> | |
e6bb4c9c | 70 | |
c85eb619 | 71 | #include "iwl-trans.h" |
c17d0681 | 72 | #include "iwl-trans-pcie-int.h" |
522376d2 EG |
73 | #include "iwl-csr.h" |
74 | #include "iwl-prph.h" | |
48f20d35 | 75 | #include "iwl-shared.h" |
522376d2 | 76 | #include "iwl-eeprom.h" |
7a10e3e4 | 77 | #include "iwl-agn-hw.h" |
c85eb619 | 78 | |
0439bb62 JB |
79 | #define IWL_MASK(lo, hi) ((1 << (hi)) | ((1 << (hi)) - (1 << (lo)))) |
80 | ||
c6f600fc MV |
81 | #define SCD_QUEUECHAIN_SEL_ALL(trans, trans_pcie) \ |
82 | (((1<<cfg(trans)->base_params->num_of_queues) - 1) &\ | |
83 | (~(1<<(trans_pcie)->cmd_queue))) | |
84 | ||
5a878bf6 | 85 | static int iwl_trans_rx_alloc(struct iwl_trans *trans) |
c85eb619 | 86 | { |
5a878bf6 EG |
87 | struct iwl_trans_pcie *trans_pcie = |
88 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
89 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
1042db2a | 90 | struct device *dev = trans->dev; |
c85eb619 | 91 | |
5a878bf6 | 92 | memset(&trans_pcie->rxq, 0, sizeof(trans_pcie->rxq)); |
c85eb619 EG |
93 | |
94 | spin_lock_init(&rxq->lock); | |
c85eb619 EG |
95 | |
96 | if (WARN_ON(rxq->bd || rxq->rb_stts)) | |
97 | return -EINVAL; | |
98 | ||
99 | /* Allocate the circular buffer of Read Buffer Descriptors (RBDs) */ | |
84c816da DH |
100 | rxq->bd = dma_zalloc_coherent(dev, sizeof(__le32) * RX_QUEUE_SIZE, |
101 | &rxq->bd_dma, GFP_KERNEL); | |
c85eb619 EG |
102 | if (!rxq->bd) |
103 | goto err_bd; | |
c85eb619 EG |
104 | |
105 | /*Allocate the driver's pointer to receive buffer status */ | |
84c816da DH |
106 | rxq->rb_stts = dma_zalloc_coherent(dev, sizeof(*rxq->rb_stts), |
107 | &rxq->rb_stts_dma, GFP_KERNEL); | |
c85eb619 EG |
108 | if (!rxq->rb_stts) |
109 | goto err_rb_stts; | |
c85eb619 EG |
110 | |
111 | return 0; | |
112 | ||
113 | err_rb_stts: | |
a0f6b0a2 EG |
114 | dma_free_coherent(dev, sizeof(__le32) * RX_QUEUE_SIZE, |
115 | rxq->bd, rxq->bd_dma); | |
c85eb619 EG |
116 | memset(&rxq->bd_dma, 0, sizeof(rxq->bd_dma)); |
117 | rxq->bd = NULL; | |
118 | err_bd: | |
119 | return -ENOMEM; | |
120 | } | |
121 | ||
5a878bf6 | 122 | static void iwl_trans_rxq_free_rx_bufs(struct iwl_trans *trans) |
c85eb619 | 123 | { |
5a878bf6 EG |
124 | struct iwl_trans_pcie *trans_pcie = |
125 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
126 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
a0f6b0a2 | 127 | int i; |
c85eb619 EG |
128 | |
129 | /* Fill the rx_used queue with _all_ of the Rx buffers */ | |
130 | for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) { | |
131 | /* In the reset function, these buffers may have been allocated | |
132 | * to an SKB, so we need to unmap and free potential storage */ | |
133 | if (rxq->pool[i].page != NULL) { | |
1042db2a | 134 | dma_unmap_page(trans->dev, rxq->pool[i].page_dma, |
5a878bf6 | 135 | PAGE_SIZE << hw_params(trans).rx_page_order, |
c85eb619 | 136 | DMA_FROM_DEVICE); |
790428b6 EG |
137 | __free_pages(rxq->pool[i].page, |
138 | hw_params(trans).rx_page_order); | |
c85eb619 EG |
139 | rxq->pool[i].page = NULL; |
140 | } | |
141 | list_add_tail(&rxq->pool[i].list, &rxq->rx_used); | |
142 | } | |
a0f6b0a2 EG |
143 | } |
144 | ||
fd656935 | 145 | static void iwl_trans_rx_hw_init(struct iwl_trans *trans, |
ab697a9f EG |
146 | struct iwl_rx_queue *rxq) |
147 | { | |
148 | u32 rb_size; | |
149 | const u32 rfdnlog = RX_QUEUE_SIZE_LOG; /* 256 RBDs */ | |
c17d0681 | 150 | u32 rb_timeout = RX_RB_TIMEOUT; /* FIXME: RX_RB_TIMEOUT for all devices? */ |
ab697a9f EG |
151 | |
152 | if (iwlagn_mod_params.amsdu_size_8K) | |
153 | rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K; | |
154 | else | |
155 | rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K; | |
156 | ||
157 | /* Stop Rx DMA */ | |
1042db2a | 158 | iwl_write_direct32(trans, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0); |
ab697a9f EG |
159 | |
160 | /* Reset driver's Rx queue write index */ | |
1042db2a | 161 | iwl_write_direct32(trans, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0); |
ab697a9f EG |
162 | |
163 | /* Tell device where to find RBD circular buffer in DRAM */ | |
1042db2a | 164 | iwl_write_direct32(trans, FH_RSCSR_CHNL0_RBDCB_BASE_REG, |
ab697a9f EG |
165 | (u32)(rxq->bd_dma >> 8)); |
166 | ||
167 | /* Tell device where in DRAM to update its Rx status */ | |
1042db2a | 168 | iwl_write_direct32(trans, FH_RSCSR_CHNL0_STTS_WPTR_REG, |
ab697a9f EG |
169 | rxq->rb_stts_dma >> 4); |
170 | ||
171 | /* Enable Rx DMA | |
172 | * FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY is set because of HW bug in | |
173 | * the credit mechanism in 5000 HW RX FIFO | |
174 | * Direct rx interrupts to hosts | |
175 | * Rx buffer size 4 or 8k | |
176 | * RB timeout 0x10 | |
177 | * 256 RBDs | |
178 | */ | |
1042db2a | 179 | iwl_write_direct32(trans, FH_MEM_RCSR_CHNL0_CONFIG_REG, |
ab697a9f EG |
180 | FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL | |
181 | FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY | | |
182 | FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL | | |
183 | FH_RCSR_CHNL0_RX_CONFIG_SINGLE_FRAME_MSK | | |
184 | rb_size| | |
185 | (rb_timeout << FH_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS)| | |
186 | (rfdnlog << FH_RCSR_RX_CONFIG_RBDCB_SIZE_POS)); | |
187 | ||
188 | /* Set interrupt coalescing timer to default (2048 usecs) */ | |
1042db2a | 189 | iwl_write8(trans, CSR_INT_COALESCING, IWL_HOST_INT_TIMEOUT_DEF); |
ab697a9f EG |
190 | } |
191 | ||
5a878bf6 | 192 | static int iwl_rx_init(struct iwl_trans *trans) |
a0f6b0a2 | 193 | { |
5a878bf6 EG |
194 | struct iwl_trans_pcie *trans_pcie = |
195 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
196 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
197 | ||
a0f6b0a2 EG |
198 | int i, err; |
199 | unsigned long flags; | |
200 | ||
201 | if (!rxq->bd) { | |
5a878bf6 | 202 | err = iwl_trans_rx_alloc(trans); |
a0f6b0a2 EG |
203 | if (err) |
204 | return err; | |
205 | } | |
206 | ||
207 | spin_lock_irqsave(&rxq->lock, flags); | |
208 | INIT_LIST_HEAD(&rxq->rx_free); | |
209 | INIT_LIST_HEAD(&rxq->rx_used); | |
210 | ||
5a878bf6 | 211 | iwl_trans_rxq_free_rx_bufs(trans); |
c85eb619 EG |
212 | |
213 | for (i = 0; i < RX_QUEUE_SIZE; i++) | |
214 | rxq->queue[i] = NULL; | |
215 | ||
216 | /* Set us so that we have processed and used all buffers, but have | |
217 | * not restocked the Rx queue with fresh buffers */ | |
218 | rxq->read = rxq->write = 0; | |
219 | rxq->write_actual = 0; | |
220 | rxq->free_count = 0; | |
221 | spin_unlock_irqrestore(&rxq->lock, flags); | |
222 | ||
5a878bf6 | 223 | iwlagn_rx_replenish(trans); |
ab697a9f | 224 | |
fd656935 | 225 | iwl_trans_rx_hw_init(trans, rxq); |
ab697a9f | 226 | |
7b11488f | 227 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
ab697a9f | 228 | rxq->need_update = 1; |
5a878bf6 | 229 | iwl_rx_queue_update_write_ptr(trans, rxq); |
7b11488f | 230 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
ab697a9f | 231 | |
c85eb619 EG |
232 | return 0; |
233 | } | |
234 | ||
5a878bf6 | 235 | static void iwl_trans_pcie_rx_free(struct iwl_trans *trans) |
a0f6b0a2 | 236 | { |
5a878bf6 EG |
237 | struct iwl_trans_pcie *trans_pcie = |
238 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
239 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
240 | ||
a0f6b0a2 EG |
241 | unsigned long flags; |
242 | ||
243 | /*if rxq->bd is NULL, it means that nothing has been allocated, | |
244 | * exit now */ | |
245 | if (!rxq->bd) { | |
5a878bf6 | 246 | IWL_DEBUG_INFO(trans, "Free NULL rx context\n"); |
a0f6b0a2 EG |
247 | return; |
248 | } | |
249 | ||
250 | spin_lock_irqsave(&rxq->lock, flags); | |
5a878bf6 | 251 | iwl_trans_rxq_free_rx_bufs(trans); |
a0f6b0a2 EG |
252 | spin_unlock_irqrestore(&rxq->lock, flags); |
253 | ||
1042db2a | 254 | dma_free_coherent(trans->dev, sizeof(__le32) * RX_QUEUE_SIZE, |
a0f6b0a2 EG |
255 | rxq->bd, rxq->bd_dma); |
256 | memset(&rxq->bd_dma, 0, sizeof(rxq->bd_dma)); | |
257 | rxq->bd = NULL; | |
258 | ||
259 | if (rxq->rb_stts) | |
1042db2a | 260 | dma_free_coherent(trans->dev, |
a0f6b0a2 EG |
261 | sizeof(struct iwl_rb_status), |
262 | rxq->rb_stts, rxq->rb_stts_dma); | |
263 | else | |
5a878bf6 | 264 | IWL_DEBUG_INFO(trans, "Free rxq->rb_stts which is NULL\n"); |
a0f6b0a2 EG |
265 | memset(&rxq->rb_stts_dma, 0, sizeof(rxq->rb_stts_dma)); |
266 | rxq->rb_stts = NULL; | |
267 | } | |
268 | ||
6d8f6eeb | 269 | static int iwl_trans_rx_stop(struct iwl_trans *trans) |
c2c52e8b EG |
270 | { |
271 | ||
272 | /* stop Rx DMA */ | |
1042db2a EG |
273 | iwl_write_direct32(trans, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0); |
274 | return iwl_poll_direct_bit(trans, FH_MEM_RSSR_RX_STATUS_REG, | |
c2c52e8b EG |
275 | FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE, 1000); |
276 | } | |
277 | ||
6d8f6eeb | 278 | static inline int iwlagn_alloc_dma_ptr(struct iwl_trans *trans, |
02aca585 EG |
279 | struct iwl_dma_ptr *ptr, size_t size) |
280 | { | |
281 | if (WARN_ON(ptr->addr)) | |
282 | return -EINVAL; | |
283 | ||
1042db2a | 284 | ptr->addr = dma_alloc_coherent(trans->dev, size, |
02aca585 EG |
285 | &ptr->dma, GFP_KERNEL); |
286 | if (!ptr->addr) | |
287 | return -ENOMEM; | |
288 | ptr->size = size; | |
289 | return 0; | |
290 | } | |
291 | ||
6d8f6eeb | 292 | static inline void iwlagn_free_dma_ptr(struct iwl_trans *trans, |
1359ca4f EG |
293 | struct iwl_dma_ptr *ptr) |
294 | { | |
295 | if (unlikely(!ptr->addr)) | |
296 | return; | |
297 | ||
1042db2a | 298 | dma_free_coherent(trans->dev, ptr->size, ptr->addr, ptr->dma); |
1359ca4f EG |
299 | memset(ptr, 0, sizeof(*ptr)); |
300 | } | |
301 | ||
6d8f6eeb EG |
302 | static int iwl_trans_txq_alloc(struct iwl_trans *trans, |
303 | struct iwl_tx_queue *txq, int slots_num, | |
304 | u32 txq_id) | |
02aca585 | 305 | { |
ab9e212e | 306 | size_t tfd_sz = sizeof(struct iwl_tfd) * TFD_QUEUE_SIZE_MAX; |
02aca585 | 307 | int i; |
c6f600fc | 308 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
02aca585 | 309 | |
2c452297 | 310 | if (WARN_ON(txq->meta || txq->cmd || txq->skbs || txq->tfds)) |
02aca585 EG |
311 | return -EINVAL; |
312 | ||
1359ca4f EG |
313 | txq->q.n_window = slots_num; |
314 | ||
7f90dce1 EG |
315 | txq->meta = kcalloc(slots_num, sizeof(txq->meta[0]), GFP_KERNEL); |
316 | txq->cmd = kcalloc(slots_num, sizeof(txq->cmd[0]), GFP_KERNEL); | |
02aca585 EG |
317 | |
318 | if (!txq->meta || !txq->cmd) | |
319 | goto error; | |
320 | ||
c6f600fc | 321 | if (txq_id == trans_pcie->cmd_queue) |
dfa2bdba EG |
322 | for (i = 0; i < slots_num; i++) { |
323 | txq->cmd[i] = kmalloc(sizeof(struct iwl_device_cmd), | |
324 | GFP_KERNEL); | |
325 | if (!txq->cmd[i]) | |
326 | goto error; | |
327 | } | |
02aca585 EG |
328 | |
329 | /* Alloc driver data array and TFD circular buffer */ | |
330 | /* Driver private data, only for Tx (not command) queues, | |
331 | * not shared with device. */ | |
c6f600fc | 332 | if (txq_id != trans_pcie->cmd_queue) { |
7f90dce1 EG |
333 | txq->skbs = kcalloc(TFD_QUEUE_SIZE_MAX, sizeof(txq->skbs[0]), |
334 | GFP_KERNEL); | |
2c452297 | 335 | if (!txq->skbs) { |
6d8f6eeb | 336 | IWL_ERR(trans, "kmalloc for auxiliary BD " |
02aca585 EG |
337 | "structures failed\n"); |
338 | goto error; | |
339 | } | |
340 | } else { | |
2c452297 | 341 | txq->skbs = NULL; |
02aca585 EG |
342 | } |
343 | ||
344 | /* Circular buffer of transmit frame descriptors (TFDs), | |
345 | * shared with device */ | |
1042db2a | 346 | txq->tfds = dma_alloc_coherent(trans->dev, tfd_sz, |
6d8f6eeb | 347 | &txq->q.dma_addr, GFP_KERNEL); |
02aca585 | 348 | if (!txq->tfds) { |
6d8f6eeb | 349 | IWL_ERR(trans, "dma_alloc_coherent(%zd) failed\n", tfd_sz); |
02aca585 EG |
350 | goto error; |
351 | } | |
352 | txq->q.id = txq_id; | |
353 | ||
354 | return 0; | |
355 | error: | |
2c452297 EG |
356 | kfree(txq->skbs); |
357 | txq->skbs = NULL; | |
02aca585 EG |
358 | /* since txq->cmd has been zeroed, |
359 | * all non allocated cmd[i] will be NULL */ | |
c6f600fc | 360 | if (txq->cmd && txq_id == trans_pcie->cmd_queue) |
02aca585 EG |
361 | for (i = 0; i < slots_num; i++) |
362 | kfree(txq->cmd[i]); | |
363 | kfree(txq->meta); | |
364 | kfree(txq->cmd); | |
365 | txq->meta = NULL; | |
366 | txq->cmd = NULL; | |
367 | ||
368 | return -ENOMEM; | |
369 | ||
370 | } | |
371 | ||
6d8f6eeb | 372 | static int iwl_trans_txq_init(struct iwl_trans *trans, struct iwl_tx_queue *txq, |
02aca585 EG |
373 | int slots_num, u32 txq_id) |
374 | { | |
375 | int ret; | |
376 | ||
377 | txq->need_update = 0; | |
378 | memset(txq->meta, 0, sizeof(txq->meta[0]) * slots_num); | |
379 | ||
380 | /* | |
381 | * For the default queues 0-3, set up the swq_id | |
382 | * already -- all others need to get one later | |
383 | * (if they need one at all). | |
384 | */ | |
385 | if (txq_id < 4) | |
386 | iwl_set_swq_id(txq, txq_id, txq_id); | |
387 | ||
388 | /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise | |
389 | * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */ | |
390 | BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1)); | |
391 | ||
392 | /* Initialize queue's high/low-water marks, and head/tail indexes */ | |
6d8f6eeb | 393 | ret = iwl_queue_init(&txq->q, TFD_QUEUE_SIZE_MAX, slots_num, |
02aca585 EG |
394 | txq_id); |
395 | if (ret) | |
396 | return ret; | |
397 | ||
015c15e1 JB |
398 | spin_lock_init(&txq->lock); |
399 | ||
02aca585 EG |
400 | /* |
401 | * Tell nic where to find circular buffer of Tx Frame Descriptors for | |
402 | * given Tx queue, and enable the DMA channel used for that queue. | |
403 | * Circular buffer (TFD queue in DRAM) physical base address */ | |
1042db2a | 404 | iwl_write_direct32(trans, FH_MEM_CBBC_QUEUE(txq_id), |
02aca585 EG |
405 | txq->q.dma_addr >> 8); |
406 | ||
407 | return 0; | |
408 | } | |
409 | ||
c170b867 EG |
410 | /** |
411 | * iwl_tx_queue_unmap - Unmap any remaining DMA mappings and free skb's | |
412 | */ | |
6d8f6eeb | 413 | static void iwl_tx_queue_unmap(struct iwl_trans *trans, int txq_id) |
c170b867 | 414 | { |
8ad71bef EG |
415 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
416 | struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id]; | |
c170b867 | 417 | struct iwl_queue *q = &txq->q; |
39644e9a | 418 | enum dma_data_direction dma_dir; |
c170b867 EG |
419 | |
420 | if (!q->n_bd) | |
421 | return; | |
422 | ||
39644e9a EG |
423 | /* In the command queue, all the TBs are mapped as BIDI |
424 | * so unmap them as such. | |
425 | */ | |
c6f600fc | 426 | if (txq_id == trans_pcie->cmd_queue) |
39644e9a | 427 | dma_dir = DMA_BIDIRECTIONAL; |
015c15e1 | 428 | else |
39644e9a EG |
429 | dma_dir = DMA_TO_DEVICE; |
430 | ||
015c15e1 | 431 | spin_lock_bh(&txq->lock); |
c170b867 EG |
432 | while (q->write_ptr != q->read_ptr) { |
433 | /* The read_ptr needs to bound by q->n_window */ | |
39644e9a EG |
434 | iwlagn_txq_free_tfd(trans, txq, get_cmd_index(q, q->read_ptr), |
435 | dma_dir); | |
c170b867 EG |
436 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd); |
437 | } | |
015c15e1 | 438 | spin_unlock_bh(&txq->lock); |
c170b867 EG |
439 | } |
440 | ||
1359ca4f EG |
441 | /** |
442 | * iwl_tx_queue_free - Deallocate DMA queue. | |
443 | * @txq: Transmit queue to deallocate. | |
444 | * | |
445 | * Empty queue by removing and destroying all BD's. | |
446 | * Free all buffers. | |
447 | * 0-fill, but do not free "txq" descriptor structure. | |
448 | */ | |
6d8f6eeb | 449 | static void iwl_tx_queue_free(struct iwl_trans *trans, int txq_id) |
1359ca4f | 450 | { |
8ad71bef EG |
451 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
452 | struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id]; | |
1042db2a | 453 | struct device *dev = trans->dev; |
1359ca4f EG |
454 | int i; |
455 | if (WARN_ON(!txq)) | |
456 | return; | |
457 | ||
6d8f6eeb | 458 | iwl_tx_queue_unmap(trans, txq_id); |
1359ca4f EG |
459 | |
460 | /* De-alloc array of command/tx buffers */ | |
dfa2bdba | 461 | |
c6f600fc | 462 | if (txq_id == trans_pcie->cmd_queue) |
dfa2bdba EG |
463 | for (i = 0; i < txq->q.n_window; i++) |
464 | kfree(txq->cmd[i]); | |
1359ca4f EG |
465 | |
466 | /* De-alloc circular buffer of TFDs */ | |
467 | if (txq->q.n_bd) { | |
ab9e212e | 468 | dma_free_coherent(dev, sizeof(struct iwl_tfd) * |
1359ca4f EG |
469 | txq->q.n_bd, txq->tfds, txq->q.dma_addr); |
470 | memset(&txq->q.dma_addr, 0, sizeof(txq->q.dma_addr)); | |
471 | } | |
472 | ||
473 | /* De-alloc array of per-TFD driver data */ | |
2c452297 EG |
474 | kfree(txq->skbs); |
475 | txq->skbs = NULL; | |
1359ca4f EG |
476 | |
477 | /* deallocate arrays */ | |
478 | kfree(txq->cmd); | |
479 | kfree(txq->meta); | |
480 | txq->cmd = NULL; | |
481 | txq->meta = NULL; | |
482 | ||
483 | /* 0-fill queue descriptor structure */ | |
484 | memset(txq, 0, sizeof(*txq)); | |
485 | } | |
486 | ||
487 | /** | |
488 | * iwl_trans_tx_free - Free TXQ Context | |
489 | * | |
490 | * Destroy all TX DMA queues and structures | |
491 | */ | |
6d8f6eeb | 492 | static void iwl_trans_pcie_tx_free(struct iwl_trans *trans) |
1359ca4f EG |
493 | { |
494 | int txq_id; | |
8ad71bef | 495 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1359ca4f EG |
496 | |
497 | /* Tx queues */ | |
8ad71bef | 498 | if (trans_pcie->txq) { |
d6189124 | 499 | for (txq_id = 0; |
6d8f6eeb EG |
500 | txq_id < hw_params(trans).max_txq_num; txq_id++) |
501 | iwl_tx_queue_free(trans, txq_id); | |
1359ca4f EG |
502 | } |
503 | ||
8ad71bef EG |
504 | kfree(trans_pcie->txq); |
505 | trans_pcie->txq = NULL; | |
1359ca4f | 506 | |
9d6b2cb1 | 507 | iwlagn_free_dma_ptr(trans, &trans_pcie->kw); |
1359ca4f | 508 | |
6d8f6eeb | 509 | iwlagn_free_dma_ptr(trans, &trans_pcie->scd_bc_tbls); |
1359ca4f EG |
510 | } |
511 | ||
02aca585 EG |
512 | /** |
513 | * iwl_trans_tx_alloc - allocate TX context | |
514 | * Allocate all Tx DMA structures and initialize them | |
515 | * | |
516 | * @param priv | |
517 | * @return error code | |
518 | */ | |
6d8f6eeb | 519 | static int iwl_trans_tx_alloc(struct iwl_trans *trans) |
02aca585 EG |
520 | { |
521 | int ret; | |
522 | int txq_id, slots_num; | |
8ad71bef | 523 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
02aca585 | 524 | |
fd656935 | 525 | u16 scd_bc_tbls_size = hw_params(trans).max_txq_num * |
ab9e212e EG |
526 | sizeof(struct iwlagn_scd_bc_tbl); |
527 | ||
02aca585 EG |
528 | /*It is not allowed to alloc twice, so warn when this happens. |
529 | * We cannot rely on the previous allocation, so free and fail */ | |
8ad71bef | 530 | if (WARN_ON(trans_pcie->txq)) { |
02aca585 EG |
531 | ret = -EINVAL; |
532 | goto error; | |
533 | } | |
534 | ||
6d8f6eeb | 535 | ret = iwlagn_alloc_dma_ptr(trans, &trans_pcie->scd_bc_tbls, |
ab9e212e | 536 | scd_bc_tbls_size); |
02aca585 | 537 | if (ret) { |
6d8f6eeb | 538 | IWL_ERR(trans, "Scheduler BC Table allocation failed\n"); |
02aca585 EG |
539 | goto error; |
540 | } | |
541 | ||
542 | /* Alloc keep-warm buffer */ | |
9d6b2cb1 | 543 | ret = iwlagn_alloc_dma_ptr(trans, &trans_pcie->kw, IWL_KW_SIZE); |
02aca585 | 544 | if (ret) { |
6d8f6eeb | 545 | IWL_ERR(trans, "Keep Warm allocation failed\n"); |
02aca585 EG |
546 | goto error; |
547 | } | |
548 | ||
7f90dce1 EG |
549 | trans_pcie->txq = kcalloc(hw_params(trans).max_txq_num, |
550 | sizeof(struct iwl_tx_queue), GFP_KERNEL); | |
8ad71bef | 551 | if (!trans_pcie->txq) { |
6d8f6eeb | 552 | IWL_ERR(trans, "Not enough memory for txq\n"); |
02aca585 EG |
553 | ret = ENOMEM; |
554 | goto error; | |
555 | } | |
556 | ||
557 | /* Alloc and init all Tx queues, including the command queue (#4/#9) */ | |
6d8f6eeb | 558 | for (txq_id = 0; txq_id < hw_params(trans).max_txq_num; txq_id++) { |
9ba1947a | 559 | slots_num = (txq_id == trans_pcie->cmd_queue) ? |
02aca585 | 560 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; |
8ad71bef EG |
561 | ret = iwl_trans_txq_alloc(trans, &trans_pcie->txq[txq_id], |
562 | slots_num, txq_id); | |
02aca585 | 563 | if (ret) { |
6d8f6eeb | 564 | IWL_ERR(trans, "Tx %d queue alloc failed\n", txq_id); |
02aca585 EG |
565 | goto error; |
566 | } | |
567 | } | |
568 | ||
569 | return 0; | |
570 | ||
571 | error: | |
ae2c30bf | 572 | iwl_trans_pcie_tx_free(trans); |
02aca585 EG |
573 | |
574 | return ret; | |
575 | } | |
6d8f6eeb | 576 | static int iwl_tx_init(struct iwl_trans *trans) |
02aca585 EG |
577 | { |
578 | int ret; | |
579 | int txq_id, slots_num; | |
580 | unsigned long flags; | |
581 | bool alloc = false; | |
8ad71bef | 582 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
02aca585 | 583 | |
8ad71bef | 584 | if (!trans_pcie->txq) { |
6d8f6eeb | 585 | ret = iwl_trans_tx_alloc(trans); |
02aca585 EG |
586 | if (ret) |
587 | goto error; | |
588 | alloc = true; | |
589 | } | |
590 | ||
7b11488f | 591 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
02aca585 EG |
592 | |
593 | /* Turn off all Tx DMA fifos */ | |
1042db2a | 594 | iwl_write_prph(trans, SCD_TXFACT, 0); |
02aca585 EG |
595 | |
596 | /* Tell NIC where to find the "keep warm" buffer */ | |
1042db2a | 597 | iwl_write_direct32(trans, FH_KW_MEM_ADDR_REG, |
83ed9015 | 598 | trans_pcie->kw.dma >> 4); |
02aca585 | 599 | |
7b11488f | 600 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
02aca585 EG |
601 | |
602 | /* Alloc and init all Tx queues, including the command queue (#4/#9) */ | |
6d8f6eeb | 603 | for (txq_id = 0; txq_id < hw_params(trans).max_txq_num; txq_id++) { |
9ba1947a | 604 | slots_num = (txq_id == trans_pcie->cmd_queue) ? |
02aca585 | 605 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; |
8ad71bef EG |
606 | ret = iwl_trans_txq_init(trans, &trans_pcie->txq[txq_id], |
607 | slots_num, txq_id); | |
02aca585 | 608 | if (ret) { |
6d8f6eeb | 609 | IWL_ERR(trans, "Tx %d queue init failed\n", txq_id); |
02aca585 EG |
610 | goto error; |
611 | } | |
612 | } | |
613 | ||
614 | return 0; | |
615 | error: | |
616 | /*Upon error, free only if we allocated something */ | |
617 | if (alloc) | |
ae2c30bf | 618 | iwl_trans_pcie_tx_free(trans); |
02aca585 EG |
619 | return ret; |
620 | } | |
621 | ||
3e10caeb | 622 | static void iwl_set_pwr_vmain(struct iwl_trans *trans) |
392f8b78 EG |
623 | { |
624 | /* | |
625 | * (for documentation purposes) | |
626 | * to set power to V_AUX, do: | |
627 | ||
628 | if (pci_pme_capable(priv->pci_dev, PCI_D3cold)) | |
1042db2a | 629 | iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG, |
392f8b78 EG |
630 | APMG_PS_CTRL_VAL_PWR_SRC_VAUX, |
631 | ~APMG_PS_CTRL_MSK_PWR_SRC); | |
632 | */ | |
633 | ||
1042db2a | 634 | iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG, |
392f8b78 EG |
635 | APMG_PS_CTRL_VAL_PWR_SRC_VMAIN, |
636 | ~APMG_PS_CTRL_MSK_PWR_SRC); | |
637 | } | |
638 | ||
af634bee EG |
639 | /* PCI registers */ |
640 | #define PCI_CFG_RETRY_TIMEOUT 0x041 | |
641 | #define PCI_CFG_LINK_CTRL_VAL_L0S_EN 0x01 | |
642 | #define PCI_CFG_LINK_CTRL_VAL_L1_EN 0x02 | |
643 | ||
644 | static u16 iwl_pciexp_link_ctrl(struct iwl_trans *trans) | |
645 | { | |
646 | int pos; | |
647 | u16 pci_lnk_ctl; | |
648 | struct iwl_trans_pcie *trans_pcie = | |
649 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
650 | ||
651 | struct pci_dev *pci_dev = trans_pcie->pci_dev; | |
652 | ||
653 | pos = pci_pcie_cap(pci_dev); | |
654 | pci_read_config_word(pci_dev, pos + PCI_EXP_LNKCTL, &pci_lnk_ctl); | |
655 | return pci_lnk_ctl; | |
656 | } | |
657 | ||
658 | static void iwl_apm_config(struct iwl_trans *trans) | |
659 | { | |
660 | /* | |
661 | * HW bug W/A for instability in PCIe bus L0S->L1 transition. | |
662 | * Check if BIOS (or OS) enabled L1-ASPM on this device. | |
663 | * If so (likely), disable L0S, so device moves directly L0->L1; | |
664 | * costs negligible amount of power savings. | |
665 | * If not (unlikely), enable L0S, so there is at least some | |
666 | * power savings, even without L1. | |
667 | */ | |
668 | u16 lctl = iwl_pciexp_link_ctrl(trans); | |
669 | ||
670 | if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) == | |
671 | PCI_CFG_LINK_CTRL_VAL_L1_EN) { | |
672 | /* L1-ASPM enabled; disable(!) L0S */ | |
673 | iwl_set_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED); | |
674 | dev_printk(KERN_INFO, trans->dev, | |
675 | "L1 Enabled; Disabling L0S\n"); | |
676 | } else { | |
677 | /* L1-ASPM disabled; enable(!) L0S */ | |
678 | iwl_clear_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED); | |
679 | dev_printk(KERN_INFO, trans->dev, | |
680 | "L1 Disabled; Enabling L0S\n"); | |
681 | } | |
f6d0e9be | 682 | trans->pm_support = !(lctl & PCI_CFG_LINK_CTRL_VAL_L0S_EN); |
af634bee EG |
683 | } |
684 | ||
a6c684ee EG |
685 | /* |
686 | * Start up NIC's basic functionality after it has been reset | |
687 | * (e.g. after platform boot, or shutdown via iwl_apm_stop()) | |
688 | * NOTE: This does not load uCode nor start the embedded processor | |
689 | */ | |
690 | static int iwl_apm_init(struct iwl_trans *trans) | |
691 | { | |
83626404 | 692 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
a6c684ee EG |
693 | int ret = 0; |
694 | IWL_DEBUG_INFO(trans, "Init card's basic functions\n"); | |
695 | ||
696 | /* | |
697 | * Use "set_bit" below rather than "write", to preserve any hardware | |
698 | * bits already set by default after reset. | |
699 | */ | |
700 | ||
701 | /* Disable L0S exit timer (platform NMI Work/Around) */ | |
702 | iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS, | |
703 | CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER); | |
704 | ||
705 | /* | |
706 | * Disable L0s without affecting L1; | |
707 | * don't wait for ICH L0s (ICH bug W/A) | |
708 | */ | |
709 | iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS, | |
710 | CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX); | |
711 | ||
712 | /* Set FH wait threshold to maximum (HW error during stress W/A) */ | |
713 | iwl_set_bit(trans, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL); | |
714 | ||
715 | /* | |
716 | * Enable HAP INTA (interrupt from management bus) to | |
717 | * wake device's PCI Express link L1a -> L0s | |
718 | */ | |
719 | iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG, | |
720 | CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A); | |
721 | ||
af634bee | 722 | iwl_apm_config(trans); |
a6c684ee EG |
723 | |
724 | /* Configure analog phase-lock-loop before activating to D0A */ | |
725 | if (cfg(trans)->base_params->pll_cfg_val) | |
726 | iwl_set_bit(trans, CSR_ANA_PLL_CFG, | |
727 | cfg(trans)->base_params->pll_cfg_val); | |
728 | ||
729 | /* | |
730 | * Set "initialization complete" bit to move adapter from | |
731 | * D0U* --> D0A* (powered-up active) state. | |
732 | */ | |
733 | iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE); | |
734 | ||
735 | /* | |
736 | * Wait for clock stabilization; once stabilized, access to | |
737 | * device-internal resources is supported, e.g. iwl_write_prph() | |
738 | * and accesses to uCode SRAM. | |
739 | */ | |
740 | ret = iwl_poll_bit(trans, CSR_GP_CNTRL, | |
741 | CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, | |
742 | CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000); | |
743 | if (ret < 0) { | |
744 | IWL_DEBUG_INFO(trans, "Failed to init the card\n"); | |
745 | goto out; | |
746 | } | |
747 | ||
748 | /* | |
749 | * Enable DMA clock and wait for it to stabilize. | |
750 | * | |
751 | * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits | |
752 | * do not disable clocks. This preserves any hardware bits already | |
753 | * set by default in "CLK_CTRL_REG" after reset. | |
754 | */ | |
755 | iwl_write_prph(trans, APMG_CLK_EN_REG, APMG_CLK_VAL_DMA_CLK_RQT); | |
756 | udelay(20); | |
757 | ||
758 | /* Disable L1-Active */ | |
759 | iwl_set_bits_prph(trans, APMG_PCIDEV_STT_REG, | |
760 | APMG_PCIDEV_STT_VAL_L1_ACT_DIS); | |
761 | ||
83626404 | 762 | set_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status); |
a6c684ee EG |
763 | |
764 | out: | |
765 | return ret; | |
766 | } | |
767 | ||
cc56feb2 EG |
768 | static int iwl_apm_stop_master(struct iwl_trans *trans) |
769 | { | |
770 | int ret = 0; | |
771 | ||
772 | /* stop device's busmaster DMA activity */ | |
773 | iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER); | |
774 | ||
775 | ret = iwl_poll_bit(trans, CSR_RESET, | |
776 | CSR_RESET_REG_FLAG_MASTER_DISABLED, | |
777 | CSR_RESET_REG_FLAG_MASTER_DISABLED, 100); | |
778 | if (ret) | |
779 | IWL_WARN(trans, "Master Disable Timed Out, 100 usec\n"); | |
780 | ||
781 | IWL_DEBUG_INFO(trans, "stop master\n"); | |
782 | ||
783 | return ret; | |
784 | } | |
785 | ||
786 | static void iwl_apm_stop(struct iwl_trans *trans) | |
787 | { | |
83626404 | 788 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
cc56feb2 EG |
789 | IWL_DEBUG_INFO(trans, "Stop card, put in low power state\n"); |
790 | ||
83626404 | 791 | clear_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status); |
cc56feb2 EG |
792 | |
793 | /* Stop device's DMA activity */ | |
794 | iwl_apm_stop_master(trans); | |
795 | ||
796 | /* Reset the entire device */ | |
797 | iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET); | |
798 | ||
799 | udelay(10); | |
800 | ||
801 | /* | |
802 | * Clear "initialization complete" bit to move adapter from | |
803 | * D0A* (powered-up Active) --> D0U* (Uninitialized) state. | |
804 | */ | |
805 | iwl_clear_bit(trans, CSR_GP_CNTRL, | |
806 | CSR_GP_CNTRL_REG_FLAG_INIT_DONE); | |
807 | } | |
808 | ||
6d8f6eeb | 809 | static int iwl_nic_init(struct iwl_trans *trans) |
392f8b78 | 810 | { |
7b11488f | 811 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
392f8b78 EG |
812 | unsigned long flags; |
813 | ||
814 | /* nic_init */ | |
7b11488f | 815 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
a6c684ee | 816 | iwl_apm_init(trans); |
392f8b78 EG |
817 | |
818 | /* Set interrupt coalescing calibration timer to default (512 usecs) */ | |
1042db2a | 819 | iwl_write8(trans, CSR_INT_COALESCING, |
83ed9015 | 820 | IWL_HOST_INT_CALIB_TIMEOUT_DEF); |
392f8b78 | 821 | |
7b11488f | 822 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
392f8b78 | 823 | |
3e10caeb | 824 | iwl_set_pwr_vmain(trans); |
392f8b78 | 825 | |
ecdb975c | 826 | iwl_op_mode_nic_config(trans->op_mode); |
392f8b78 | 827 | |
a5916977 | 828 | #ifndef CONFIG_IWLWIFI_IDI |
392f8b78 | 829 | /* Allocate the RX queue, or reset if it is already allocated */ |
6d8f6eeb | 830 | iwl_rx_init(trans); |
a5916977 | 831 | #endif |
392f8b78 EG |
832 | |
833 | /* Allocate or reset and init all Tx and Command queues */ | |
6d8f6eeb | 834 | if (iwl_tx_init(trans)) |
392f8b78 EG |
835 | return -ENOMEM; |
836 | ||
0dde86b2 | 837 | if (cfg(trans)->base_params->shadow_reg_enable) { |
392f8b78 | 838 | /* enable shadow regs in HW */ |
1042db2a | 839 | iwl_set_bit(trans, CSR_MAC_SHADOW_REG_CTRL, |
392f8b78 EG |
840 | 0x800FFFFF); |
841 | } | |
842 | ||
392f8b78 EG |
843 | return 0; |
844 | } | |
845 | ||
846 | #define HW_READY_TIMEOUT (50) | |
847 | ||
848 | /* Note: returns poll_bit return value, which is >= 0 if success */ | |
6d8f6eeb | 849 | static int iwl_set_hw_ready(struct iwl_trans *trans) |
392f8b78 EG |
850 | { |
851 | int ret; | |
852 | ||
1042db2a | 853 | iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG, |
392f8b78 EG |
854 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY); |
855 | ||
856 | /* See if we got it */ | |
1042db2a | 857 | ret = iwl_poll_bit(trans, CSR_HW_IF_CONFIG_REG, |
392f8b78 EG |
858 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY, |
859 | CSR_HW_IF_CONFIG_REG_BIT_NIC_READY, | |
860 | HW_READY_TIMEOUT); | |
861 | ||
6d8f6eeb | 862 | IWL_DEBUG_INFO(trans, "hardware%s ready\n", ret < 0 ? " not" : ""); |
392f8b78 EG |
863 | return ret; |
864 | } | |
865 | ||
866 | /* Note: returns standard 0/-ERROR code */ | |
ebb7678d | 867 | static int iwl_prepare_card_hw(struct iwl_trans *trans) |
392f8b78 EG |
868 | { |
869 | int ret; | |
870 | ||
6d8f6eeb | 871 | IWL_DEBUG_INFO(trans, "iwl_trans_prepare_card_hw enter\n"); |
392f8b78 | 872 | |
6d8f6eeb | 873 | ret = iwl_set_hw_ready(trans); |
ebb7678d | 874 | /* If the card is ready, exit 0 */ |
392f8b78 EG |
875 | if (ret >= 0) |
876 | return 0; | |
877 | ||
878 | /* If HW is not ready, prepare the conditions to check again */ | |
1042db2a | 879 | iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG, |
392f8b78 EG |
880 | CSR_HW_IF_CONFIG_REG_PREPARE); |
881 | ||
1042db2a | 882 | ret = iwl_poll_bit(trans, CSR_HW_IF_CONFIG_REG, |
392f8b78 EG |
883 | ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, |
884 | CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000); | |
885 | ||
886 | if (ret < 0) | |
887 | return ret; | |
888 | ||
889 | /* HW should be ready by now, check again. */ | |
6d8f6eeb | 890 | ret = iwl_set_hw_ready(trans); |
392f8b78 EG |
891 | if (ret >= 0) |
892 | return 0; | |
893 | return ret; | |
894 | } | |
895 | ||
e13c0c59 EG |
896 | #define IWL_AC_UNSET -1 |
897 | ||
898 | struct queue_to_fifo_ac { | |
899 | s8 fifo, ac; | |
900 | }; | |
901 | ||
902 | static const struct queue_to_fifo_ac iwlagn_default_queue_to_tx_fifo[] = { | |
903 | { IWL_TX_FIFO_VO, IEEE80211_AC_VO, }, | |
904 | { IWL_TX_FIFO_VI, IEEE80211_AC_VI, }, | |
905 | { IWL_TX_FIFO_BE, IEEE80211_AC_BE, }, | |
906 | { IWL_TX_FIFO_BK, IEEE80211_AC_BK, }, | |
907 | { IWLAGN_CMD_FIFO_NUM, IWL_AC_UNSET, }, | |
908 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
909 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
910 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
911 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
912 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
913 | { IWL_TX_FIFO_UNUSED, IWL_AC_UNSET, }, | |
914 | }; | |
915 | ||
916 | static const struct queue_to_fifo_ac iwlagn_ipan_queue_to_tx_fifo[] = { | |
917 | { IWL_TX_FIFO_VO, IEEE80211_AC_VO, }, | |
918 | { IWL_TX_FIFO_VI, IEEE80211_AC_VI, }, | |
919 | { IWL_TX_FIFO_BE, IEEE80211_AC_BE, }, | |
920 | { IWL_TX_FIFO_BK, IEEE80211_AC_BK, }, | |
921 | { IWL_TX_FIFO_BK_IPAN, IEEE80211_AC_BK, }, | |
922 | { IWL_TX_FIFO_BE_IPAN, IEEE80211_AC_BE, }, | |
923 | { IWL_TX_FIFO_VI_IPAN, IEEE80211_AC_VI, }, | |
924 | { IWL_TX_FIFO_VO_IPAN, IEEE80211_AC_VO, }, | |
925 | { IWL_TX_FIFO_BE_IPAN, 2, }, | |
926 | { IWLAGN_CMD_FIFO_NUM, IWL_AC_UNSET, }, | |
927 | { IWL_TX_FIFO_AUX, IWL_AC_UNSET, }, | |
928 | }; | |
929 | ||
930 | static const u8 iwlagn_bss_ac_to_fifo[] = { | |
931 | IWL_TX_FIFO_VO, | |
932 | IWL_TX_FIFO_VI, | |
933 | IWL_TX_FIFO_BE, | |
934 | IWL_TX_FIFO_BK, | |
935 | }; | |
936 | static const u8 iwlagn_bss_ac_to_queue[] = { | |
937 | 0, 1, 2, 3, | |
938 | }; | |
939 | static const u8 iwlagn_pan_ac_to_fifo[] = { | |
940 | IWL_TX_FIFO_VO_IPAN, | |
941 | IWL_TX_FIFO_VI_IPAN, | |
942 | IWL_TX_FIFO_BE_IPAN, | |
943 | IWL_TX_FIFO_BK_IPAN, | |
944 | }; | |
945 | static const u8 iwlagn_pan_ac_to_queue[] = { | |
946 | 7, 6, 5, 4, | |
947 | }; | |
948 | ||
cf614297 EG |
949 | /* |
950 | * ucode | |
951 | */ | |
952 | static int iwl_load_section(struct iwl_trans *trans, const char *name, | |
0692fe41 | 953 | const struct fw_desc *image, u32 dst_addr) |
cf614297 | 954 | { |
13df1aab | 955 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
cf614297 EG |
956 | dma_addr_t phy_addr = image->p_addr; |
957 | u32 byte_cnt = image->len; | |
958 | int ret; | |
959 | ||
13df1aab | 960 | trans_pcie->ucode_write_complete = false; |
cf614297 EG |
961 | |
962 | iwl_write_direct32(trans, | |
963 | FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL), | |
964 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE); | |
965 | ||
966 | iwl_write_direct32(trans, | |
967 | FH_SRVC_CHNL_SRAM_ADDR_REG(FH_SRVC_CHNL), dst_addr); | |
968 | ||
969 | iwl_write_direct32(trans, | |
970 | FH_TFDIB_CTRL0_REG(FH_SRVC_CHNL), | |
971 | phy_addr & FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK); | |
972 | ||
973 | iwl_write_direct32(trans, | |
974 | FH_TFDIB_CTRL1_REG(FH_SRVC_CHNL), | |
975 | (iwl_get_dma_hi_addr(phy_addr) | |
976 | << FH_MEM_TFDIB_REG1_ADDR_BITSHIFT) | byte_cnt); | |
977 | ||
978 | iwl_write_direct32(trans, | |
979 | FH_TCSR_CHNL_TX_BUF_STS_REG(FH_SRVC_CHNL), | |
980 | 1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM | | |
981 | 1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX | | |
982 | FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID); | |
983 | ||
984 | iwl_write_direct32(trans, | |
985 | FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL), | |
986 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE | | |
987 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE | | |
988 | FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD); | |
989 | ||
990 | IWL_DEBUG_FW(trans, "%s uCode section being loaded...\n", name); | |
13df1aab JB |
991 | ret = wait_event_timeout(trans_pcie->ucode_write_waitq, |
992 | trans_pcie->ucode_write_complete, 5 * HZ); | |
cf614297 EG |
993 | if (!ret) { |
994 | IWL_ERR(trans, "Could not load the %s uCode section\n", | |
995 | name); | |
996 | return -ETIMEDOUT; | |
997 | } | |
998 | ||
999 | return 0; | |
1000 | } | |
1001 | ||
0692fe41 JB |
1002 | static int iwl_load_given_ucode(struct iwl_trans *trans, |
1003 | const struct fw_img *image) | |
cf614297 EG |
1004 | { |
1005 | int ret = 0; | |
1006 | ||
1007 | ret = iwl_load_section(trans, "INST", &image->code, | |
1008 | IWLAGN_RTC_INST_LOWER_BOUND); | |
1009 | if (ret) | |
1010 | return ret; | |
1011 | ||
1012 | ret = iwl_load_section(trans, "DATA", &image->data, | |
1013 | IWLAGN_RTC_DATA_LOWER_BOUND); | |
1014 | if (ret) | |
1015 | return ret; | |
1016 | ||
1017 | /* Remove all resets to allow NIC to operate */ | |
1018 | iwl_write32(trans, CSR_RESET, 0); | |
1019 | ||
1020 | return 0; | |
1021 | } | |
1022 | ||
0692fe41 JB |
1023 | static int iwl_trans_pcie_start_fw(struct iwl_trans *trans, |
1024 | const struct fw_img *fw) | |
392f8b78 EG |
1025 | { |
1026 | int ret; | |
e13c0c59 EG |
1027 | struct iwl_trans_pcie *trans_pcie = |
1028 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
c9eec95c | 1029 | bool hw_rfkill; |
392f8b78 | 1030 | |
e13c0c59 EG |
1031 | trans_pcie->ac_to_queue[IWL_RXON_CTX_BSS] = iwlagn_bss_ac_to_queue; |
1032 | trans_pcie->ac_to_queue[IWL_RXON_CTX_PAN] = iwlagn_pan_ac_to_queue; | |
1033 | ||
1034 | trans_pcie->ac_to_fifo[IWL_RXON_CTX_BSS] = iwlagn_bss_ac_to_fifo; | |
1035 | trans_pcie->ac_to_fifo[IWL_RXON_CTX_PAN] = iwlagn_pan_ac_to_fifo; | |
1036 | ||
1037 | trans_pcie->mcast_queue[IWL_RXON_CTX_BSS] = 0; | |
1038 | trans_pcie->mcast_queue[IWL_RXON_CTX_PAN] = IWL_IPAN_MCAST_QUEUE; | |
392f8b78 | 1039 | |
496bab39 JB |
1040 | /* This may fail if AMT took ownership of the device */ |
1041 | if (iwl_prepare_card_hw(trans)) { | |
6d8f6eeb | 1042 | IWL_WARN(trans, "Exit HW not ready\n"); |
392f8b78 EG |
1043 | return -EIO; |
1044 | } | |
1045 | ||
1046 | /* If platform's RF_KILL switch is NOT set to KILL */ | |
c9eec95c JB |
1047 | hw_rfkill = !(iwl_read32(trans, CSR_GP_CNTRL) & |
1048 | CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW); | |
1049 | iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill); | |
392f8b78 | 1050 | |
c9eec95c | 1051 | if (hw_rfkill) { |
8722c899 | 1052 | iwl_enable_rfkill_int(trans); |
392f8b78 EG |
1053 | return -ERFKILL; |
1054 | } | |
1055 | ||
1042db2a | 1056 | iwl_write32(trans, CSR_INT, 0xFFFFFFFF); |
392f8b78 | 1057 | |
6d8f6eeb | 1058 | ret = iwl_nic_init(trans); |
392f8b78 | 1059 | if (ret) { |
6d8f6eeb | 1060 | IWL_ERR(trans, "Unable to init nic\n"); |
392f8b78 EG |
1061 | return ret; |
1062 | } | |
1063 | ||
1064 | /* make sure rfkill handshake bits are cleared */ | |
1042db2a EG |
1065 | iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
1066 | iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, | |
392f8b78 EG |
1067 | CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED); |
1068 | ||
1069 | /* clear (again), then enable host interrupts */ | |
1042db2a | 1070 | iwl_write32(trans, CSR_INT, 0xFFFFFFFF); |
6d8f6eeb | 1071 | iwl_enable_interrupts(trans); |
392f8b78 EG |
1072 | |
1073 | /* really make sure rfkill handshake bits are cleared */ | |
1042db2a EG |
1074 | iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); |
1075 | iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL); | |
392f8b78 | 1076 | |
cf614297 | 1077 | /* Load the given image to the HW */ |
9441b85d | 1078 | return iwl_load_given_ucode(trans, fw); |
392f8b78 EG |
1079 | } |
1080 | ||
b3c2ce13 EG |
1081 | /* |
1082 | * Activate/Deactivate Tx DMA/FIFO channels according tx fifos mask | |
7b11488f | 1083 | * must be called under the irq lock and with MAC access |
b3c2ce13 | 1084 | */ |
6d8f6eeb | 1085 | static void iwl_trans_txq_set_sched(struct iwl_trans *trans, u32 mask) |
b3c2ce13 | 1086 | { |
7b11488f JB |
1087 | struct iwl_trans_pcie __maybe_unused *trans_pcie = |
1088 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
1089 | ||
1090 | lockdep_assert_held(&trans_pcie->irq_lock); | |
1091 | ||
1042db2a | 1092 | iwl_write_prph(trans, SCD_TXFACT, mask); |
b3c2ce13 EG |
1093 | } |
1094 | ||
ed6a3803 | 1095 | static void iwl_tx_start(struct iwl_trans *trans) |
b3c2ce13 EG |
1096 | { |
1097 | const struct queue_to_fifo_ac *queue_to_fifo; | |
105183b1 EG |
1098 | struct iwl_trans_pcie *trans_pcie = |
1099 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
b3c2ce13 EG |
1100 | u32 a; |
1101 | unsigned long flags; | |
1102 | int i, chan; | |
1103 | u32 reg_val; | |
1104 | ||
7b11488f | 1105 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
b3c2ce13 | 1106 | |
83ed9015 | 1107 | trans_pcie->scd_base_addr = |
1042db2a | 1108 | iwl_read_prph(trans, SCD_SRAM_BASE_ADDR); |
105183b1 | 1109 | a = trans_pcie->scd_base_addr + SCD_CONTEXT_MEM_LOWER_BOUND; |
b3c2ce13 | 1110 | /* reset conext data memory */ |
105183b1 | 1111 | for (; a < trans_pcie->scd_base_addr + SCD_CONTEXT_MEM_UPPER_BOUND; |
b3c2ce13 | 1112 | a += 4) |
1042db2a | 1113 | iwl_write_targ_mem(trans, a, 0); |
b3c2ce13 | 1114 | /* reset tx status memory */ |
105183b1 | 1115 | for (; a < trans_pcie->scd_base_addr + SCD_TX_STTS_MEM_UPPER_BOUND; |
b3c2ce13 | 1116 | a += 4) |
1042db2a | 1117 | iwl_write_targ_mem(trans, a, 0); |
105183b1 | 1118 | for (; a < trans_pcie->scd_base_addr + |
c91bd124 | 1119 | SCD_TRANS_TBL_OFFSET_QUEUE(hw_params(trans).max_txq_num); |
d6189124 | 1120 | a += 4) |
1042db2a | 1121 | iwl_write_targ_mem(trans, a, 0); |
b3c2ce13 | 1122 | |
1042db2a | 1123 | iwl_write_prph(trans, SCD_DRAM_BASE_ADDR, |
105183b1 | 1124 | trans_pcie->scd_bc_tbls.dma >> 10); |
b3c2ce13 EG |
1125 | |
1126 | /* Enable DMA channel */ | |
1127 | for (chan = 0; chan < FH_TCSR_CHNL_NUM ; chan++) | |
1042db2a | 1128 | iwl_write_direct32(trans, FH_TCSR_CHNL_TX_CONFIG_REG(chan), |
b3c2ce13 EG |
1129 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE | |
1130 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE); | |
1131 | ||
1132 | /* Update FH chicken bits */ | |
1042db2a EG |
1133 | reg_val = iwl_read_direct32(trans, FH_TX_CHICKEN_BITS_REG); |
1134 | iwl_write_direct32(trans, FH_TX_CHICKEN_BITS_REG, | |
b3c2ce13 EG |
1135 | reg_val | FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN); |
1136 | ||
1042db2a | 1137 | iwl_write_prph(trans, SCD_QUEUECHAIN_SEL, |
c6f600fc | 1138 | SCD_QUEUECHAIN_SEL_ALL(trans, trans_pcie)); |
1042db2a | 1139 | iwl_write_prph(trans, SCD_AGGR_SEL, 0); |
b3c2ce13 EG |
1140 | |
1141 | /* initiate the queues */ | |
c91bd124 | 1142 | for (i = 0; i < hw_params(trans).max_txq_num; i++) { |
1042db2a EG |
1143 | iwl_write_prph(trans, SCD_QUEUE_RDPTR(i), 0); |
1144 | iwl_write_direct32(trans, HBUS_TARG_WRPTR, 0 | (i << 8)); | |
1145 | iwl_write_targ_mem(trans, trans_pcie->scd_base_addr + | |
b3c2ce13 | 1146 | SCD_CONTEXT_QUEUE_OFFSET(i), 0); |
1042db2a | 1147 | iwl_write_targ_mem(trans, trans_pcie->scd_base_addr + |
b3c2ce13 EG |
1148 | SCD_CONTEXT_QUEUE_OFFSET(i) + |
1149 | sizeof(u32), | |
1150 | ((SCD_WIN_SIZE << | |
1151 | SCD_QUEUE_CTX_REG2_WIN_SIZE_POS) & | |
1152 | SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK) | | |
1153 | ((SCD_FRAME_LIMIT << | |
1154 | SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) & | |
1155 | SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK)); | |
1156 | } | |
1157 | ||
1042db2a | 1158 | iwl_write_prph(trans, SCD_INTERRUPT_MASK, |
105183b1 | 1159 | IWL_MASK(0, hw_params(trans).max_txq_num)); |
b3c2ce13 EG |
1160 | |
1161 | /* Activate all Tx DMA/FIFO channels */ | |
6d8f6eeb | 1162 | iwl_trans_txq_set_sched(trans, IWL_MASK(0, 7)); |
b3c2ce13 EG |
1163 | |
1164 | /* map queues to FIFOs */ | |
7a10e3e4 | 1165 | if (trans->shrd->valid_contexts != BIT(IWL_RXON_CTX_BSS)) |
b3c2ce13 EG |
1166 | queue_to_fifo = iwlagn_ipan_queue_to_tx_fifo; |
1167 | else | |
1168 | queue_to_fifo = iwlagn_default_queue_to_tx_fifo; | |
1169 | ||
c6f600fc | 1170 | iwl_trans_set_wr_ptrs(trans, trans_pcie->cmd_queue, 0); |
b3c2ce13 EG |
1171 | |
1172 | /* make sure all queue are not stopped */ | |
8ad71bef EG |
1173 | memset(&trans_pcie->queue_stopped[0], 0, |
1174 | sizeof(trans_pcie->queue_stopped)); | |
b3c2ce13 | 1175 | for (i = 0; i < 4; i++) |
8ad71bef | 1176 | atomic_set(&trans_pcie->queue_stop_count[i], 0); |
b3c2ce13 EG |
1177 | |
1178 | /* reset to 0 to enable all the queue first */ | |
8ad71bef | 1179 | trans_pcie->txq_ctx_active_msk = 0; |
b3c2ce13 | 1180 | |
effcea16 | 1181 | BUILD_BUG_ON(ARRAY_SIZE(iwlagn_default_queue_to_tx_fifo) < |
72c04ce0 | 1182 | IWLAGN_FIRST_AMPDU_QUEUE); |
effcea16 | 1183 | BUILD_BUG_ON(ARRAY_SIZE(iwlagn_ipan_queue_to_tx_fifo) < |
72c04ce0 | 1184 | IWLAGN_FIRST_AMPDU_QUEUE); |
b3c2ce13 | 1185 | |
72c04ce0 | 1186 | for (i = 0; i < IWLAGN_FIRST_AMPDU_QUEUE; i++) { |
b3c2ce13 EG |
1187 | int fifo = queue_to_fifo[i].fifo; |
1188 | int ac = queue_to_fifo[i].ac; | |
1189 | ||
8ad71bef | 1190 | iwl_txq_ctx_activate(trans_pcie, i); |
b3c2ce13 EG |
1191 | |
1192 | if (fifo == IWL_TX_FIFO_UNUSED) | |
1193 | continue; | |
1194 | ||
1195 | if (ac != IWL_AC_UNSET) | |
8ad71bef EG |
1196 | iwl_set_swq_id(&trans_pcie->txq[i], ac, i); |
1197 | iwl_trans_tx_queue_set_status(trans, &trans_pcie->txq[i], | |
1198 | fifo, 0); | |
b3c2ce13 EG |
1199 | } |
1200 | ||
7b11488f | 1201 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
b3c2ce13 EG |
1202 | |
1203 | /* Enable L1-Active */ | |
1042db2a | 1204 | iwl_clear_bits_prph(trans, APMG_PCIDEV_STT_REG, |
b3c2ce13 EG |
1205 | APMG_PCIDEV_STT_VAL_L1_ACT_DIS); |
1206 | } | |
1207 | ||
ed6a3803 EG |
1208 | static void iwl_trans_pcie_fw_alive(struct iwl_trans *trans) |
1209 | { | |
1210 | iwl_reset_ict(trans); | |
1211 | iwl_tx_start(trans); | |
1212 | } | |
1213 | ||
c170b867 EG |
1214 | /** |
1215 | * iwlagn_txq_ctx_stop - Stop all Tx DMA channels | |
1216 | */ | |
6d8f6eeb | 1217 | static int iwl_trans_tx_stop(struct iwl_trans *trans) |
c170b867 | 1218 | { |
c2945f39 | 1219 | int ch, txq_id, ret; |
c170b867 | 1220 | unsigned long flags; |
8ad71bef | 1221 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
c170b867 EG |
1222 | |
1223 | /* Turn off all Tx DMA fifos */ | |
7b11488f | 1224 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
c170b867 | 1225 | |
6d8f6eeb | 1226 | iwl_trans_txq_set_sched(trans, 0); |
c170b867 EG |
1227 | |
1228 | /* Stop each Tx DMA channel, and wait for it to be idle */ | |
02f6f659 | 1229 | for (ch = 0; ch < FH_TCSR_CHNL_NUM; ch++) { |
1042db2a | 1230 | iwl_write_direct32(trans, |
6d8f6eeb | 1231 | FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0); |
c2945f39 | 1232 | ret = iwl_poll_direct_bit(trans, FH_TSSR_TX_STATUS_REG, |
c170b867 | 1233 | FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch), |
c2945f39 SG |
1234 | 1000); |
1235 | if (ret < 0) | |
6d8f6eeb | 1236 | IWL_ERR(trans, "Failing on timeout while stopping" |
c170b867 | 1237 | " DMA channel %d [0x%08x]", ch, |
1042db2a | 1238 | iwl_read_direct32(trans, |
6d8f6eeb | 1239 | FH_TSSR_TX_STATUS_REG)); |
c170b867 | 1240 | } |
7b11488f | 1241 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
c170b867 | 1242 | |
8ad71bef | 1243 | if (!trans_pcie->txq) { |
6d8f6eeb | 1244 | IWL_WARN(trans, "Stopping tx queues that aren't allocated..."); |
c170b867 EG |
1245 | return 0; |
1246 | } | |
1247 | ||
1248 | /* Unmap DMA from host system and free skb's */ | |
6d8f6eeb EG |
1249 | for (txq_id = 0; txq_id < hw_params(trans).max_txq_num; txq_id++) |
1250 | iwl_tx_queue_unmap(trans, txq_id); | |
c170b867 EG |
1251 | |
1252 | return 0; | |
1253 | } | |
1254 | ||
43e58856 | 1255 | static void iwl_trans_pcie_stop_device(struct iwl_trans *trans) |
ae2c30bf EG |
1256 | { |
1257 | unsigned long flags; | |
43e58856 | 1258 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
ae2c30bf | 1259 | |
43e58856 | 1260 | /* tell the device to stop sending interrupts */ |
7b11488f | 1261 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
ae2c30bf | 1262 | iwl_disable_interrupts(trans); |
7b11488f | 1263 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
ae2c30bf | 1264 | |
ab6cf8e8 | 1265 | /* device going down, Stop using ICT table */ |
6d8f6eeb | 1266 | iwl_disable_ict(trans); |
ab6cf8e8 EG |
1267 | |
1268 | /* | |
1269 | * If a HW restart happens during firmware loading, | |
1270 | * then the firmware loading might call this function | |
1271 | * and later it might be called again due to the | |
1272 | * restart. So don't process again if the device is | |
1273 | * already dead. | |
1274 | */ | |
83626404 | 1275 | if (test_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status)) { |
6d8f6eeb | 1276 | iwl_trans_tx_stop(trans); |
a5916977 | 1277 | #ifndef CONFIG_IWLWIFI_IDI |
6d8f6eeb | 1278 | iwl_trans_rx_stop(trans); |
a5916977 | 1279 | #endif |
ab6cf8e8 | 1280 | /* Power-down device's busmaster DMA clocks */ |
1042db2a | 1281 | iwl_write_prph(trans, APMG_CLK_DIS_REG, |
ab6cf8e8 EG |
1282 | APMG_CLK_VAL_DMA_CLK_RQT); |
1283 | udelay(5); | |
1284 | } | |
1285 | ||
1286 | /* Make sure (redundant) we've released our request to stay awake */ | |
1042db2a | 1287 | iwl_clear_bit(trans, CSR_GP_CNTRL, |
6d8f6eeb | 1288 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); |
ab6cf8e8 EG |
1289 | |
1290 | /* Stop the device, and put it in low power state */ | |
cc56feb2 | 1291 | iwl_apm_stop(trans); |
43e58856 EG |
1292 | |
1293 | /* Upon stop, the APM issues an interrupt if HW RF kill is set. | |
1294 | * Clean again the interrupt here | |
1295 | */ | |
7b11488f | 1296 | spin_lock_irqsave(&trans_pcie->irq_lock, flags); |
43e58856 | 1297 | iwl_disable_interrupts(trans); |
7b11488f | 1298 | spin_unlock_irqrestore(&trans_pcie->irq_lock, flags); |
43e58856 EG |
1299 | |
1300 | /* wait to make sure we flush pending tasklet*/ | |
75595536 | 1301 | synchronize_irq(trans_pcie->irq); |
43e58856 EG |
1302 | tasklet_kill(&trans_pcie->irq_tasklet); |
1303 | ||
1ee158d8 JB |
1304 | cancel_work_sync(&trans_pcie->rx_replenish); |
1305 | ||
43e58856 | 1306 | /* stop and reset the on-board processor */ |
1042db2a | 1307 | iwl_write32(trans, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET); |
ab6cf8e8 EG |
1308 | } |
1309 | ||
2dd4f9f7 JB |
1310 | static void iwl_trans_pcie_wowlan_suspend(struct iwl_trans *trans) |
1311 | { | |
1312 | /* let the ucode operate on its own */ | |
1313 | iwl_write32(trans, CSR_UCODE_DRV_GP1_SET, | |
1314 | CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE); | |
1315 | ||
1316 | iwl_disable_interrupts(trans); | |
1317 | iwl_clear_bit(trans, CSR_GP_CNTRL, | |
1318 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
1319 | } | |
1320 | ||
e13c0c59 | 1321 | static int iwl_trans_pcie_tx(struct iwl_trans *trans, struct sk_buff *skb, |
14991a9d | 1322 | struct iwl_device_cmd *dev_cmd, enum iwl_rxon_context_id ctx, |
34b5321e | 1323 | u8 sta_id, u8 tid) |
47c1b496 | 1324 | { |
e13c0c59 EG |
1325 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1326 | struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data; | |
1327 | struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb); | |
132f98c2 | 1328 | struct iwl_tx_cmd *tx_cmd = (struct iwl_tx_cmd *) dev_cmd->payload; |
47c1b496 | 1329 | struct iwl_cmd_meta *out_meta; |
e13c0c59 EG |
1330 | struct iwl_tx_queue *txq; |
1331 | struct iwl_queue *q; | |
47c1b496 EG |
1332 | |
1333 | dma_addr_t phys_addr = 0; | |
1334 | dma_addr_t txcmd_phys; | |
1335 | dma_addr_t scratch_phys; | |
1336 | u16 len, firstlen, secondlen; | |
1337 | u8 wait_write_ptr = 0; | |
e13c0c59 | 1338 | u8 txq_id; |
e13c0c59 EG |
1339 | bool is_agg = false; |
1340 | __le16 fc = hdr->frame_control; | |
47c1b496 | 1341 | u8 hdr_len = ieee80211_hdrlen(fc); |
631b84c5 | 1342 | u16 __maybe_unused wifi_seq; |
47c1b496 | 1343 | |
e13c0c59 EG |
1344 | /* |
1345 | * Send this frame after DTIM -- there's a special queue | |
1346 | * reserved for this for contexts that support AP mode. | |
1347 | */ | |
1348 | if (info->flags & IEEE80211_TX_CTL_SEND_AFTER_DTIM) { | |
1349 | txq_id = trans_pcie->mcast_queue[ctx]; | |
1350 | ||
1351 | /* | |
1352 | * The microcode will clear the more data | |
1353 | * bit in the last frame it transmits. | |
1354 | */ | |
1355 | hdr->frame_control |= | |
1356 | cpu_to_le16(IEEE80211_FCTL_MOREDATA); | |
1357 | } else if (info->flags & IEEE80211_TX_CTL_TX_OFFCHAN) | |
1358 | txq_id = IWL_AUX_QUEUE; | |
1359 | else | |
1360 | txq_id = | |
1361 | trans_pcie->ac_to_queue[ctx][skb_get_queue_mapping(skb)]; | |
1362 | ||
97756fb1 EG |
1363 | /* aggregation is on for this <sta,tid> */ |
1364 | if (info->flags & IEEE80211_TX_CTL_AMPDU) { | |
1365 | WARN_ON(tid >= IWL_MAX_TID_COUNT); | |
1366 | txq_id = trans_pcie->agg_txq[sta_id][tid]; | |
1367 | is_agg = true; | |
e13c0c59 EG |
1368 | } |
1369 | ||
8ad71bef | 1370 | txq = &trans_pcie->txq[txq_id]; |
e13c0c59 EG |
1371 | q = &txq->q; |
1372 | ||
015c15e1 JB |
1373 | spin_lock(&txq->lock); |
1374 | ||
631b84c5 EG |
1375 | /* In AGG mode, the index in the ring must correspond to the WiFi |
1376 | * sequence number. This is a HW requirements to help the SCD to parse | |
1377 | * the BA. | |
1378 | * Check here that the packets are in the right place on the ring. | |
1379 | */ | |
1380 | #ifdef CONFIG_IWLWIFI_DEBUG | |
1381 | wifi_seq = SEQ_TO_SN(le16_to_cpu(hdr->seq_ctrl)); | |
1382 | WARN_ONCE(is_agg && ((wifi_seq & 0xff) != q->write_ptr), | |
1383 | "Q: %d WiFi Seq %d tfdNum %d", | |
1384 | txq_id, wifi_seq, q->write_ptr); | |
1385 | #endif | |
1386 | ||
47c1b496 | 1387 | /* Set up driver data for this TFD */ |
2c452297 | 1388 | txq->skbs[q->write_ptr] = skb; |
dfa2bdba EG |
1389 | txq->cmd[q->write_ptr] = dev_cmd; |
1390 | ||
1391 | dev_cmd->hdr.cmd = REPLY_TX; | |
1392 | dev_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) | | |
1393 | INDEX_TO_SEQ(q->write_ptr))); | |
47c1b496 EG |
1394 | |
1395 | /* Set up first empty entry in queue's array of Tx/cmd buffers */ | |
1396 | out_meta = &txq->meta[q->write_ptr]; | |
1397 | ||
1398 | /* | |
1399 | * Use the first empty entry in this queue's command buffer array | |
1400 | * to contain the Tx command and MAC header concatenated together | |
1401 | * (payload data will be in another buffer). | |
1402 | * Size of this varies, due to varying MAC header length. | |
1403 | * If end is not dword aligned, we'll have 2 extra bytes at the end | |
1404 | * of the MAC header (device reads on dword boundaries). | |
1405 | * We'll tell device about this padding later. | |
1406 | */ | |
1407 | len = sizeof(struct iwl_tx_cmd) + | |
1408 | sizeof(struct iwl_cmd_header) + hdr_len; | |
1409 | firstlen = (len + 3) & ~3; | |
1410 | ||
1411 | /* Tell NIC about any 2-byte padding after MAC header */ | |
1412 | if (firstlen != len) | |
1413 | tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK; | |
1414 | ||
1415 | /* Physical address of this Tx command's header (not MAC header!), | |
1416 | * within command buffer array. */ | |
1042db2a | 1417 | txcmd_phys = dma_map_single(trans->dev, |
47c1b496 EG |
1418 | &dev_cmd->hdr, firstlen, |
1419 | DMA_BIDIRECTIONAL); | |
1042db2a | 1420 | if (unlikely(dma_mapping_error(trans->dev, txcmd_phys))) |
015c15e1 | 1421 | goto out_err; |
47c1b496 EG |
1422 | dma_unmap_addr_set(out_meta, mapping, txcmd_phys); |
1423 | dma_unmap_len_set(out_meta, len, firstlen); | |
1424 | ||
1425 | if (!ieee80211_has_morefrags(fc)) { | |
1426 | txq->need_update = 1; | |
1427 | } else { | |
1428 | wait_write_ptr = 1; | |
1429 | txq->need_update = 0; | |
1430 | } | |
1431 | ||
1432 | /* Set up TFD's 2nd entry to point directly to remainder of skb, | |
1433 | * if any (802.11 null frames have no payload). */ | |
1434 | secondlen = skb->len - hdr_len; | |
1435 | if (secondlen > 0) { | |
1042db2a | 1436 | phys_addr = dma_map_single(trans->dev, skb->data + hdr_len, |
47c1b496 | 1437 | secondlen, DMA_TO_DEVICE); |
1042db2a EG |
1438 | if (unlikely(dma_mapping_error(trans->dev, phys_addr))) { |
1439 | dma_unmap_single(trans->dev, | |
47c1b496 EG |
1440 | dma_unmap_addr(out_meta, mapping), |
1441 | dma_unmap_len(out_meta, len), | |
1442 | DMA_BIDIRECTIONAL); | |
015c15e1 | 1443 | goto out_err; |
47c1b496 EG |
1444 | } |
1445 | } | |
1446 | ||
1447 | /* Attach buffers to TFD */ | |
e13c0c59 | 1448 | iwlagn_txq_attach_buf_to_tfd(trans, txq, txcmd_phys, firstlen, 1); |
47c1b496 | 1449 | if (secondlen > 0) |
e13c0c59 | 1450 | iwlagn_txq_attach_buf_to_tfd(trans, txq, phys_addr, |
47c1b496 EG |
1451 | secondlen, 0); |
1452 | ||
1453 | scratch_phys = txcmd_phys + sizeof(struct iwl_cmd_header) + | |
1454 | offsetof(struct iwl_tx_cmd, scratch); | |
1455 | ||
1456 | /* take back ownership of DMA buffer to enable update */ | |
1042db2a | 1457 | dma_sync_single_for_cpu(trans->dev, txcmd_phys, firstlen, |
47c1b496 EG |
1458 | DMA_BIDIRECTIONAL); |
1459 | tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys); | |
1460 | tx_cmd->dram_msb_ptr = iwl_get_dma_hi_addr(scratch_phys); | |
1461 | ||
e13c0c59 | 1462 | IWL_DEBUG_TX(trans, "sequence nr = 0X%x\n", |
47c1b496 | 1463 | le16_to_cpu(dev_cmd->hdr.sequence)); |
e13c0c59 EG |
1464 | IWL_DEBUG_TX(trans, "tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags)); |
1465 | iwl_print_hex_dump(trans, IWL_DL_TX, (u8 *)tx_cmd, sizeof(*tx_cmd)); | |
1466 | iwl_print_hex_dump(trans, IWL_DL_TX, (u8 *)tx_cmd->hdr, hdr_len); | |
47c1b496 EG |
1467 | |
1468 | /* Set up entry for this TFD in Tx byte-count array */ | |
96f1f05a | 1469 | iwl_trans_txq_update_byte_cnt_tbl(trans, txq, le16_to_cpu(tx_cmd->len)); |
47c1b496 | 1470 | |
1042db2a | 1471 | dma_sync_single_for_device(trans->dev, txcmd_phys, firstlen, |
47c1b496 EG |
1472 | DMA_BIDIRECTIONAL); |
1473 | ||
6c1011e1 | 1474 | trace_iwlwifi_dev_tx(trans->dev, |
47c1b496 EG |
1475 | &((struct iwl_tfd *)txq->tfds)[txq->q.write_ptr], |
1476 | sizeof(struct iwl_tfd), | |
1477 | &dev_cmd->hdr, firstlen, | |
1478 | skb->data + hdr_len, secondlen); | |
1479 | ||
1480 | /* Tell device the write index *just past* this latest filled TFD */ | |
1481 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
e13c0c59 EG |
1482 | iwl_txq_update_write_ptr(trans, txq); |
1483 | ||
47c1b496 EG |
1484 | /* |
1485 | * At this point the frame is "transmitted" successfully | |
1486 | * and we will get a TX status notification eventually, | |
1487 | * regardless of the value of ret. "ret" only indicates | |
1488 | * whether or not we should update the write pointer. | |
1489 | */ | |
a0eaad71 | 1490 | if (iwl_queue_space(q) < q->high_mark) { |
47c1b496 EG |
1491 | if (wait_write_ptr) { |
1492 | txq->need_update = 1; | |
e13c0c59 | 1493 | iwl_txq_update_write_ptr(trans, txq); |
47c1b496 | 1494 | } else { |
bada991b | 1495 | iwl_stop_queue(trans, txq); |
47c1b496 EG |
1496 | } |
1497 | } | |
015c15e1 | 1498 | spin_unlock(&txq->lock); |
47c1b496 | 1499 | return 0; |
015c15e1 JB |
1500 | out_err: |
1501 | spin_unlock(&txq->lock); | |
1502 | return -1; | |
47c1b496 EG |
1503 | } |
1504 | ||
57a1dc89 | 1505 | static int iwl_trans_pcie_start_hw(struct iwl_trans *trans) |
e6bb4c9c | 1506 | { |
5a878bf6 EG |
1507 | struct iwl_trans_pcie *trans_pcie = |
1508 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
e6bb4c9c | 1509 | int err; |
c9eec95c | 1510 | bool hw_rfkill; |
e6bb4c9c | 1511 | |
0c325769 EG |
1512 | trans_pcie->inta_mask = CSR_INI_SET_MASK; |
1513 | ||
57a1dc89 EG |
1514 | if (!trans_pcie->irq_requested) { |
1515 | tasklet_init(&trans_pcie->irq_tasklet, (void (*)(unsigned long)) | |
1516 | iwl_irq_tasklet, (unsigned long)trans); | |
e6bb4c9c | 1517 | |
57a1dc89 | 1518 | iwl_alloc_isr_ict(trans); |
e6bb4c9c | 1519 | |
75595536 | 1520 | err = request_irq(trans_pcie->irq, iwl_isr_ict, IRQF_SHARED, |
57a1dc89 EG |
1521 | DRV_NAME, trans); |
1522 | if (err) { | |
1523 | IWL_ERR(trans, "Error allocating IRQ %d\n", | |
75595536 | 1524 | trans_pcie->irq); |
ebb7678d | 1525 | goto error; |
57a1dc89 EG |
1526 | } |
1527 | ||
1528 | INIT_WORK(&trans_pcie->rx_replenish, iwl_bg_rx_replenish); | |
1529 | trans_pcie->irq_requested = true; | |
e6bb4c9c EG |
1530 | } |
1531 | ||
ebb7678d EG |
1532 | err = iwl_prepare_card_hw(trans); |
1533 | if (err) { | |
1534 | IWL_ERR(trans, "Error while preparing HW: %d", err); | |
f057ac4e | 1535 | goto err_free_irq; |
ebb7678d | 1536 | } |
a6c684ee EG |
1537 | |
1538 | iwl_apm_init(trans); | |
1539 | ||
c9eec95c JB |
1540 | hw_rfkill = !(iwl_read32(trans, CSR_GP_CNTRL) & |
1541 | CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW); | |
1542 | iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill); | |
d48e2074 | 1543 | |
ebb7678d EG |
1544 | return err; |
1545 | ||
f057ac4e | 1546 | err_free_irq: |
75595536 | 1547 | free_irq(trans_pcie->irq, trans); |
ebb7678d EG |
1548 | error: |
1549 | iwl_free_isr_ict(trans); | |
1550 | tasklet_kill(&trans_pcie->irq_tasklet); | |
1551 | return err; | |
e6bb4c9c EG |
1552 | } |
1553 | ||
cc56feb2 EG |
1554 | static void iwl_trans_pcie_stop_hw(struct iwl_trans *trans) |
1555 | { | |
1556 | iwl_apm_stop(trans); | |
1557 | ||
1df06bdc EG |
1558 | iwl_write32(trans, CSR_INT, 0xFFFFFFFF); |
1559 | ||
cc56feb2 | 1560 | /* Even if we stop the HW, we still want the RF kill interrupt */ |
8722c899 | 1561 | iwl_enable_rfkill_int(trans); |
cc56feb2 EG |
1562 | } |
1563 | ||
76bc10fc | 1564 | static int iwl_trans_pcie_reclaim(struct iwl_trans *trans, int sta_id, int tid, |
e755f882 | 1565 | int txq_id, int ssn, struct sk_buff_head *skbs) |
464021ff | 1566 | { |
8ad71bef EG |
1567 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1568 | struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id]; | |
a0eaad71 EG |
1569 | /* n_bd is usually 256 => n_bd - 1 = 0xff */ |
1570 | int tfd_num = ssn & (txq->q.n_bd - 1); | |
464021ff | 1571 | int freed = 0; |
a0eaad71 | 1572 | |
015c15e1 JB |
1573 | spin_lock(&txq->lock); |
1574 | ||
8ad71bef EG |
1575 | txq->time_stamp = jiffies; |
1576 | ||
76bc10fc | 1577 | if (unlikely(txq_id >= IWLAGN_FIRST_AMPDU_QUEUE && |
3d29dd9b | 1578 | tid != IWL_TID_NON_QOS && |
76bc10fc EG |
1579 | txq_id != trans_pcie->agg_txq[sta_id][tid])) { |
1580 | /* | |
1581 | * FIXME: this is a uCode bug which need to be addressed, | |
1582 | * log the information and return for now. | |
1583 | * Since it is can possibly happen very often and in order | |
1584 | * not to fill the syslog, don't use IWL_ERR or IWL_WARN | |
1585 | */ | |
1586 | IWL_DEBUG_TX_QUEUES(trans, "Bad queue mapping txq_id %d, " | |
1587 | "agg_txq[sta_id[tid] %d", txq_id, | |
1588 | trans_pcie->agg_txq[sta_id][tid]); | |
015c15e1 | 1589 | spin_unlock(&txq->lock); |
76bc10fc | 1590 | return 1; |
a0eaad71 EG |
1591 | } |
1592 | ||
1593 | if (txq->q.read_ptr != tfd_num) { | |
1daf04b8 EG |
1594 | IWL_DEBUG_TX_REPLY(trans, "[Q %d | AC %d] %d -> %d (%d)\n", |
1595 | txq_id, iwl_get_queue_ac(txq), txq->q.read_ptr, | |
1596 | tfd_num, ssn); | |
464021ff | 1597 | freed = iwl_tx_queue_reclaim(trans, txq_id, tfd_num, skbs); |
e755f882 | 1598 | if (iwl_queue_space(&txq->q) > txq->q.low_mark) |
bada991b | 1599 | iwl_wake_queue(trans, txq); |
a0eaad71 | 1600 | } |
015c15e1 JB |
1601 | |
1602 | spin_unlock(&txq->lock); | |
76bc10fc | 1603 | return 0; |
a0eaad71 EG |
1604 | } |
1605 | ||
03905495 EG |
1606 | static void iwl_trans_pcie_write8(struct iwl_trans *trans, u32 ofs, u8 val) |
1607 | { | |
05f5b97e | 1608 | writeb(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs); |
03905495 EG |
1609 | } |
1610 | ||
1611 | static void iwl_trans_pcie_write32(struct iwl_trans *trans, u32 ofs, u32 val) | |
1612 | { | |
05f5b97e | 1613 | writel(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs); |
03905495 EG |
1614 | } |
1615 | ||
1616 | static u32 iwl_trans_pcie_read32(struct iwl_trans *trans, u32 ofs) | |
1617 | { | |
05f5b97e | 1618 | return readl(IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs); |
03905495 EG |
1619 | } |
1620 | ||
c6f600fc MV |
1621 | static void iwl_trans_pcie_configure(struct iwl_trans *trans, |
1622 | const struct iwl_trans_config *trans_cfg) | |
1623 | { | |
1624 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
1625 | ||
1626 | trans_pcie->cmd_queue = trans_cfg->cmd_queue; | |
1627 | } | |
1628 | ||
6d8f6eeb | 1629 | static void iwl_trans_pcie_free(struct iwl_trans *trans) |
34c1b7ba | 1630 | { |
a42a1844 EG |
1631 | struct iwl_trans_pcie *trans_pcie = |
1632 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
1633 | ||
ae2c30bf | 1634 | iwl_trans_pcie_tx_free(trans); |
a5916977 | 1635 | #ifndef CONFIG_IWLWIFI_IDI |
ae2c30bf | 1636 | iwl_trans_pcie_rx_free(trans); |
a5916977 | 1637 | #endif |
57a1dc89 | 1638 | if (trans_pcie->irq_requested == true) { |
75595536 | 1639 | free_irq(trans_pcie->irq, trans); |
57a1dc89 EG |
1640 | iwl_free_isr_ict(trans); |
1641 | } | |
a42a1844 EG |
1642 | |
1643 | pci_disable_msi(trans_pcie->pci_dev); | |
05f5b97e | 1644 | iounmap(trans_pcie->hw_base); |
a42a1844 EG |
1645 | pci_release_regions(trans_pcie->pci_dev); |
1646 | pci_disable_device(trans_pcie->pci_dev); | |
1647 | ||
6d8f6eeb EG |
1648 | trans->shrd->trans = NULL; |
1649 | kfree(trans); | |
34c1b7ba EG |
1650 | } |
1651 | ||
c01a4047 | 1652 | #ifdef CONFIG_PM_SLEEP |
57210f7c EG |
1653 | static int iwl_trans_pcie_suspend(struct iwl_trans *trans) |
1654 | { | |
57210f7c EG |
1655 | return 0; |
1656 | } | |
1657 | ||
1658 | static int iwl_trans_pcie_resume(struct iwl_trans *trans) | |
1659 | { | |
c9eec95c | 1660 | bool hw_rfkill; |
57210f7c | 1661 | |
c9eec95c JB |
1662 | hw_rfkill = !(iwl_read32(trans, CSR_GP_CNTRL) & |
1663 | CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW); | |
8722c899 SG |
1664 | |
1665 | if (hw_rfkill) | |
1666 | iwl_enable_rfkill_int(trans); | |
1667 | else | |
1668 | iwl_enable_interrupts(trans); | |
1669 | ||
7120d989 | 1670 | iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill); |
57210f7c EG |
1671 | |
1672 | return 0; | |
1673 | } | |
c01a4047 | 1674 | #endif /* CONFIG_PM_SLEEP */ |
57210f7c | 1675 | |
5f178cd2 EG |
1676 | #define IWL_FLUSH_WAIT_MS 2000 |
1677 | ||
1678 | static int iwl_trans_pcie_wait_tx_queue_empty(struct iwl_trans *trans) | |
1679 | { | |
8ad71bef | 1680 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
5f178cd2 EG |
1681 | struct iwl_tx_queue *txq; |
1682 | struct iwl_queue *q; | |
1683 | int cnt; | |
1684 | unsigned long now = jiffies; | |
1685 | int ret = 0; | |
1686 | ||
1687 | /* waiting for all the tx frames complete might take a while */ | |
1688 | for (cnt = 0; cnt < hw_params(trans).max_txq_num; cnt++) { | |
9ba1947a | 1689 | if (cnt == trans_pcie->cmd_queue) |
5f178cd2 | 1690 | continue; |
8ad71bef | 1691 | txq = &trans_pcie->txq[cnt]; |
5f178cd2 EG |
1692 | q = &txq->q; |
1693 | while (q->read_ptr != q->write_ptr && !time_after(jiffies, | |
1694 | now + msecs_to_jiffies(IWL_FLUSH_WAIT_MS))) | |
1695 | msleep(1); | |
1696 | ||
1697 | if (q->read_ptr != q->write_ptr) { | |
1698 | IWL_ERR(trans, "fail to flush all tx fifo queues\n"); | |
1699 | ret = -ETIMEDOUT; | |
1700 | break; | |
1701 | } | |
1702 | } | |
1703 | return ret; | |
1704 | } | |
1705 | ||
f22be624 EG |
1706 | /* |
1707 | * On every watchdog tick we check (latest) time stamp. If it does not | |
1708 | * change during timeout period and queue is not empty we reset firmware. | |
1709 | */ | |
1710 | static int iwl_trans_pcie_check_stuck_queue(struct iwl_trans *trans, int cnt) | |
1711 | { | |
8ad71bef EG |
1712 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1713 | struct iwl_tx_queue *txq = &trans_pcie->txq[cnt]; | |
f22be624 EG |
1714 | struct iwl_queue *q = &txq->q; |
1715 | unsigned long timeout; | |
1716 | ||
1717 | if (q->read_ptr == q->write_ptr) { | |
1718 | txq->time_stamp = jiffies; | |
1719 | return 0; | |
1720 | } | |
1721 | ||
1722 | timeout = txq->time_stamp + | |
1723 | msecs_to_jiffies(hw_params(trans).wd_timeout); | |
1724 | ||
1725 | if (time_after(jiffies, timeout)) { | |
1726 | IWL_ERR(trans, "Queue %d stuck for %u ms.\n", q->id, | |
1727 | hw_params(trans).wd_timeout); | |
08d1700d | 1728 | IWL_ERR(trans, "Current SW read_ptr %d write_ptr %d\n", |
05f8a09f | 1729 | q->read_ptr, q->write_ptr); |
08d1700d | 1730 | IWL_ERR(trans, "Current HW read_ptr %d write_ptr %d\n", |
1042db2a | 1731 | iwl_read_prph(trans, SCD_QUEUE_RDPTR(cnt)) |
08d1700d | 1732 | & (TFD_QUEUE_SIZE_MAX - 1), |
1042db2a | 1733 | iwl_read_prph(trans, SCD_QUEUE_WRPTR(cnt))); |
f22be624 EG |
1734 | return 1; |
1735 | } | |
1736 | ||
1737 | return 0; | |
1738 | } | |
1739 | ||
ff620849 EG |
1740 | static const char *get_fh_string(int cmd) |
1741 | { | |
1742 | switch (cmd) { | |
1743 | IWL_CMD(FH_RSCSR_CHNL0_STTS_WPTR_REG); | |
1744 | IWL_CMD(FH_RSCSR_CHNL0_RBDCB_BASE_REG); | |
1745 | IWL_CMD(FH_RSCSR_CHNL0_WPTR); | |
1746 | IWL_CMD(FH_MEM_RCSR_CHNL0_CONFIG_REG); | |
1747 | IWL_CMD(FH_MEM_RSSR_SHARED_CTRL_REG); | |
1748 | IWL_CMD(FH_MEM_RSSR_RX_STATUS_REG); | |
1749 | IWL_CMD(FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV); | |
1750 | IWL_CMD(FH_TSSR_TX_STATUS_REG); | |
1751 | IWL_CMD(FH_TSSR_TX_ERROR_REG); | |
1752 | default: | |
1753 | return "UNKNOWN"; | |
1754 | } | |
1755 | } | |
1756 | ||
1757 | int iwl_dump_fh(struct iwl_trans *trans, char **buf, bool display) | |
1758 | { | |
1759 | int i; | |
1760 | #ifdef CONFIG_IWLWIFI_DEBUG | |
1761 | int pos = 0; | |
1762 | size_t bufsz = 0; | |
1763 | #endif | |
1764 | static const u32 fh_tbl[] = { | |
1765 | FH_RSCSR_CHNL0_STTS_WPTR_REG, | |
1766 | FH_RSCSR_CHNL0_RBDCB_BASE_REG, | |
1767 | FH_RSCSR_CHNL0_WPTR, | |
1768 | FH_MEM_RCSR_CHNL0_CONFIG_REG, | |
1769 | FH_MEM_RSSR_SHARED_CTRL_REG, | |
1770 | FH_MEM_RSSR_RX_STATUS_REG, | |
1771 | FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV, | |
1772 | FH_TSSR_TX_STATUS_REG, | |
1773 | FH_TSSR_TX_ERROR_REG | |
1774 | }; | |
1775 | #ifdef CONFIG_IWLWIFI_DEBUG | |
1776 | if (display) { | |
1777 | bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40; | |
1778 | *buf = kmalloc(bufsz, GFP_KERNEL); | |
1779 | if (!*buf) | |
1780 | return -ENOMEM; | |
1781 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1782 | "FH register values:\n"); | |
1783 | for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) { | |
1784 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1785 | " %34s: 0X%08x\n", | |
1786 | get_fh_string(fh_tbl[i]), | |
1042db2a | 1787 | iwl_read_direct32(trans, fh_tbl[i])); |
ff620849 EG |
1788 | } |
1789 | return pos; | |
1790 | } | |
1791 | #endif | |
1792 | IWL_ERR(trans, "FH register values:\n"); | |
1793 | for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) { | |
1794 | IWL_ERR(trans, " %34s: 0X%08x\n", | |
1795 | get_fh_string(fh_tbl[i]), | |
1042db2a | 1796 | iwl_read_direct32(trans, fh_tbl[i])); |
ff620849 EG |
1797 | } |
1798 | return 0; | |
1799 | } | |
1800 | ||
1801 | static const char *get_csr_string(int cmd) | |
1802 | { | |
1803 | switch (cmd) { | |
1804 | IWL_CMD(CSR_HW_IF_CONFIG_REG); | |
1805 | IWL_CMD(CSR_INT_COALESCING); | |
1806 | IWL_CMD(CSR_INT); | |
1807 | IWL_CMD(CSR_INT_MASK); | |
1808 | IWL_CMD(CSR_FH_INT_STATUS); | |
1809 | IWL_CMD(CSR_GPIO_IN); | |
1810 | IWL_CMD(CSR_RESET); | |
1811 | IWL_CMD(CSR_GP_CNTRL); | |
1812 | IWL_CMD(CSR_HW_REV); | |
1813 | IWL_CMD(CSR_EEPROM_REG); | |
1814 | IWL_CMD(CSR_EEPROM_GP); | |
1815 | IWL_CMD(CSR_OTP_GP_REG); | |
1816 | IWL_CMD(CSR_GIO_REG); | |
1817 | IWL_CMD(CSR_GP_UCODE_REG); | |
1818 | IWL_CMD(CSR_GP_DRIVER_REG); | |
1819 | IWL_CMD(CSR_UCODE_DRV_GP1); | |
1820 | IWL_CMD(CSR_UCODE_DRV_GP2); | |
1821 | IWL_CMD(CSR_LED_REG); | |
1822 | IWL_CMD(CSR_DRAM_INT_TBL_REG); | |
1823 | IWL_CMD(CSR_GIO_CHICKEN_BITS); | |
1824 | IWL_CMD(CSR_ANA_PLL_CFG); | |
1825 | IWL_CMD(CSR_HW_REV_WA_REG); | |
1826 | IWL_CMD(CSR_DBG_HPET_MEM_REG); | |
1827 | default: | |
1828 | return "UNKNOWN"; | |
1829 | } | |
1830 | } | |
1831 | ||
1832 | void iwl_dump_csr(struct iwl_trans *trans) | |
1833 | { | |
1834 | int i; | |
1835 | static const u32 csr_tbl[] = { | |
1836 | CSR_HW_IF_CONFIG_REG, | |
1837 | CSR_INT_COALESCING, | |
1838 | CSR_INT, | |
1839 | CSR_INT_MASK, | |
1840 | CSR_FH_INT_STATUS, | |
1841 | CSR_GPIO_IN, | |
1842 | CSR_RESET, | |
1843 | CSR_GP_CNTRL, | |
1844 | CSR_HW_REV, | |
1845 | CSR_EEPROM_REG, | |
1846 | CSR_EEPROM_GP, | |
1847 | CSR_OTP_GP_REG, | |
1848 | CSR_GIO_REG, | |
1849 | CSR_GP_UCODE_REG, | |
1850 | CSR_GP_DRIVER_REG, | |
1851 | CSR_UCODE_DRV_GP1, | |
1852 | CSR_UCODE_DRV_GP2, | |
1853 | CSR_LED_REG, | |
1854 | CSR_DRAM_INT_TBL_REG, | |
1855 | CSR_GIO_CHICKEN_BITS, | |
1856 | CSR_ANA_PLL_CFG, | |
1857 | CSR_HW_REV_WA_REG, | |
1858 | CSR_DBG_HPET_MEM_REG | |
1859 | }; | |
1860 | IWL_ERR(trans, "CSR values:\n"); | |
1861 | IWL_ERR(trans, "(2nd byte of CSR_INT_COALESCING is " | |
1862 | "CSR_INT_PERIODIC_REG)\n"); | |
1863 | for (i = 0; i < ARRAY_SIZE(csr_tbl); i++) { | |
1864 | IWL_ERR(trans, " %25s: 0X%08x\n", | |
1865 | get_csr_string(csr_tbl[i]), | |
1042db2a | 1866 | iwl_read32(trans, csr_tbl[i])); |
ff620849 EG |
1867 | } |
1868 | } | |
1869 | ||
87e5666c EG |
1870 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
1871 | /* create and remove of files */ | |
1872 | #define DEBUGFS_ADD_FILE(name, parent, mode) do { \ | |
5a878bf6 | 1873 | if (!debugfs_create_file(#name, mode, parent, trans, \ |
87e5666c EG |
1874 | &iwl_dbgfs_##name##_ops)) \ |
1875 | return -ENOMEM; \ | |
1876 | } while (0) | |
1877 | ||
1878 | /* file operation */ | |
1879 | #define DEBUGFS_READ_FUNC(name) \ | |
1880 | static ssize_t iwl_dbgfs_##name##_read(struct file *file, \ | |
1881 | char __user *user_buf, \ | |
1882 | size_t count, loff_t *ppos); | |
1883 | ||
1884 | #define DEBUGFS_WRITE_FUNC(name) \ | |
1885 | static ssize_t iwl_dbgfs_##name##_write(struct file *file, \ | |
1886 | const char __user *user_buf, \ | |
1887 | size_t count, loff_t *ppos); | |
1888 | ||
1889 | ||
1890 | static int iwl_dbgfs_open_file_generic(struct inode *inode, struct file *file) | |
1891 | { | |
1892 | file->private_data = inode->i_private; | |
1893 | return 0; | |
1894 | } | |
1895 | ||
1896 | #define DEBUGFS_READ_FILE_OPS(name) \ | |
1897 | DEBUGFS_READ_FUNC(name); \ | |
1898 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ | |
1899 | .read = iwl_dbgfs_##name##_read, \ | |
1900 | .open = iwl_dbgfs_open_file_generic, \ | |
1901 | .llseek = generic_file_llseek, \ | |
1902 | }; | |
1903 | ||
16db88ba EG |
1904 | #define DEBUGFS_WRITE_FILE_OPS(name) \ |
1905 | DEBUGFS_WRITE_FUNC(name); \ | |
1906 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ | |
1907 | .write = iwl_dbgfs_##name##_write, \ | |
1908 | .open = iwl_dbgfs_open_file_generic, \ | |
1909 | .llseek = generic_file_llseek, \ | |
1910 | }; | |
1911 | ||
87e5666c EG |
1912 | #define DEBUGFS_READ_WRITE_FILE_OPS(name) \ |
1913 | DEBUGFS_READ_FUNC(name); \ | |
1914 | DEBUGFS_WRITE_FUNC(name); \ | |
1915 | static const struct file_operations iwl_dbgfs_##name##_ops = { \ | |
1916 | .write = iwl_dbgfs_##name##_write, \ | |
1917 | .read = iwl_dbgfs_##name##_read, \ | |
1918 | .open = iwl_dbgfs_open_file_generic, \ | |
1919 | .llseek = generic_file_llseek, \ | |
1920 | }; | |
1921 | ||
87e5666c EG |
1922 | static ssize_t iwl_dbgfs_tx_queue_read(struct file *file, |
1923 | char __user *user_buf, | |
8ad71bef EG |
1924 | size_t count, loff_t *ppos) |
1925 | { | |
5a878bf6 | 1926 | struct iwl_trans *trans = file->private_data; |
8ad71bef | 1927 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
87e5666c EG |
1928 | struct iwl_tx_queue *txq; |
1929 | struct iwl_queue *q; | |
1930 | char *buf; | |
1931 | int pos = 0; | |
1932 | int cnt; | |
1933 | int ret; | |
fd656935 | 1934 | const size_t bufsz = sizeof(char) * 64 * hw_params(trans).max_txq_num; |
87e5666c | 1935 | |
8ad71bef | 1936 | if (!trans_pcie->txq) { |
3e10caeb | 1937 | IWL_ERR(trans, "txq not ready\n"); |
87e5666c EG |
1938 | return -EAGAIN; |
1939 | } | |
1940 | buf = kzalloc(bufsz, GFP_KERNEL); | |
1941 | if (!buf) | |
1942 | return -ENOMEM; | |
1943 | ||
5a878bf6 | 1944 | for (cnt = 0; cnt < hw_params(trans).max_txq_num; cnt++) { |
8ad71bef | 1945 | txq = &trans_pcie->txq[cnt]; |
87e5666c EG |
1946 | q = &txq->q; |
1947 | pos += scnprintf(buf + pos, bufsz - pos, | |
1948 | "hwq %.2d: read=%u write=%u stop=%d" | |
1949 | " swq_id=%#.2x (ac %d/hwq %d)\n", | |
1950 | cnt, q->read_ptr, q->write_ptr, | |
8ad71bef | 1951 | !!test_bit(cnt, trans_pcie->queue_stopped), |
87e5666c EG |
1952 | txq->swq_id, txq->swq_id & 3, |
1953 | (txq->swq_id >> 2) & 0x1f); | |
1954 | if (cnt >= 4) | |
1955 | continue; | |
1956 | /* for the ACs, display the stop count too */ | |
1957 | pos += scnprintf(buf + pos, bufsz - pos, | |
8ad71bef EG |
1958 | " stop-count: %d\n", |
1959 | atomic_read(&trans_pcie->queue_stop_count[cnt])); | |
87e5666c EG |
1960 | } |
1961 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1962 | kfree(buf); | |
1963 | return ret; | |
1964 | } | |
1965 | ||
1966 | static ssize_t iwl_dbgfs_rx_queue_read(struct file *file, | |
1967 | char __user *user_buf, | |
1968 | size_t count, loff_t *ppos) { | |
5a878bf6 EG |
1969 | struct iwl_trans *trans = file->private_data; |
1970 | struct iwl_trans_pcie *trans_pcie = | |
1971 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
1972 | struct iwl_rx_queue *rxq = &trans_pcie->rxq; | |
87e5666c EG |
1973 | char buf[256]; |
1974 | int pos = 0; | |
1975 | const size_t bufsz = sizeof(buf); | |
1976 | ||
1977 | pos += scnprintf(buf + pos, bufsz - pos, "read: %u\n", | |
1978 | rxq->read); | |
1979 | pos += scnprintf(buf + pos, bufsz - pos, "write: %u\n", | |
1980 | rxq->write); | |
1981 | pos += scnprintf(buf + pos, bufsz - pos, "free_count: %u\n", | |
1982 | rxq->free_count); | |
1983 | if (rxq->rb_stts) { | |
1984 | pos += scnprintf(buf + pos, bufsz - pos, "closed_rb_num: %u\n", | |
1985 | le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF); | |
1986 | } else { | |
1987 | pos += scnprintf(buf + pos, bufsz - pos, | |
1988 | "closed_rb_num: Not Allocated\n"); | |
1989 | } | |
1990 | return simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
1991 | } | |
1992 | ||
7ff94706 EG |
1993 | static ssize_t iwl_dbgfs_log_event_read(struct file *file, |
1994 | char __user *user_buf, | |
1995 | size_t count, loff_t *ppos) | |
1996 | { | |
1997 | struct iwl_trans *trans = file->private_data; | |
1998 | char *buf; | |
1999 | int pos = 0; | |
2000 | ssize_t ret = -ENOMEM; | |
2001 | ||
6bb78847 | 2002 | ret = pos = iwl_dump_nic_event_log(trans, true, &buf, true); |
7ff94706 EG |
2003 | if (buf) { |
2004 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
2005 | kfree(buf); | |
2006 | } | |
2007 | return ret; | |
2008 | } | |
2009 | ||
2010 | static ssize_t iwl_dbgfs_log_event_write(struct file *file, | |
2011 | const char __user *user_buf, | |
2012 | size_t count, loff_t *ppos) | |
2013 | { | |
2014 | struct iwl_trans *trans = file->private_data; | |
2015 | u32 event_log_flag; | |
2016 | char buf[8]; | |
2017 | int buf_size; | |
2018 | ||
2019 | memset(buf, 0, sizeof(buf)); | |
2020 | buf_size = min(count, sizeof(buf) - 1); | |
2021 | if (copy_from_user(buf, user_buf, buf_size)) | |
2022 | return -EFAULT; | |
2023 | if (sscanf(buf, "%d", &event_log_flag) != 1) | |
2024 | return -EFAULT; | |
2025 | if (event_log_flag == 1) | |
6bb78847 | 2026 | iwl_dump_nic_event_log(trans, true, NULL, false); |
7ff94706 EG |
2027 | |
2028 | return count; | |
2029 | } | |
2030 | ||
1f7b6172 EG |
2031 | static ssize_t iwl_dbgfs_interrupt_read(struct file *file, |
2032 | char __user *user_buf, | |
2033 | size_t count, loff_t *ppos) { | |
2034 | ||
2035 | struct iwl_trans *trans = file->private_data; | |
2036 | struct iwl_trans_pcie *trans_pcie = | |
2037 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
2038 | struct isr_statistics *isr_stats = &trans_pcie->isr_stats; | |
2039 | ||
2040 | int pos = 0; | |
2041 | char *buf; | |
2042 | int bufsz = 24 * 64; /* 24 items * 64 char per item */ | |
2043 | ssize_t ret; | |
2044 | ||
2045 | buf = kzalloc(bufsz, GFP_KERNEL); | |
2046 | if (!buf) { | |
2047 | IWL_ERR(trans, "Can not allocate Buffer\n"); | |
2048 | return -ENOMEM; | |
2049 | } | |
2050 | ||
2051 | pos += scnprintf(buf + pos, bufsz - pos, | |
2052 | "Interrupt Statistics Report:\n"); | |
2053 | ||
2054 | pos += scnprintf(buf + pos, bufsz - pos, "HW Error:\t\t\t %u\n", | |
2055 | isr_stats->hw); | |
2056 | pos += scnprintf(buf + pos, bufsz - pos, "SW Error:\t\t\t %u\n", | |
2057 | isr_stats->sw); | |
2058 | if (isr_stats->sw || isr_stats->hw) { | |
2059 | pos += scnprintf(buf + pos, bufsz - pos, | |
2060 | "\tLast Restarting Code: 0x%X\n", | |
2061 | isr_stats->err_code); | |
2062 | } | |
2063 | #ifdef CONFIG_IWLWIFI_DEBUG | |
2064 | pos += scnprintf(buf + pos, bufsz - pos, "Frame transmitted:\t\t %u\n", | |
2065 | isr_stats->sch); | |
2066 | pos += scnprintf(buf + pos, bufsz - pos, "Alive interrupt:\t\t %u\n", | |
2067 | isr_stats->alive); | |
2068 | #endif | |
2069 | pos += scnprintf(buf + pos, bufsz - pos, | |
2070 | "HW RF KILL switch toggled:\t %u\n", isr_stats->rfkill); | |
2071 | ||
2072 | pos += scnprintf(buf + pos, bufsz - pos, "CT KILL:\t\t\t %u\n", | |
2073 | isr_stats->ctkill); | |
2074 | ||
2075 | pos += scnprintf(buf + pos, bufsz - pos, "Wakeup Interrupt:\t\t %u\n", | |
2076 | isr_stats->wakeup); | |
2077 | ||
2078 | pos += scnprintf(buf + pos, bufsz - pos, | |
2079 | "Rx command responses:\t\t %u\n", isr_stats->rx); | |
2080 | ||
2081 | pos += scnprintf(buf + pos, bufsz - pos, "Tx/FH interrupt:\t\t %u\n", | |
2082 | isr_stats->tx); | |
2083 | ||
2084 | pos += scnprintf(buf + pos, bufsz - pos, "Unexpected INTA:\t\t %u\n", | |
2085 | isr_stats->unhandled); | |
2086 | ||
2087 | ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos); | |
2088 | kfree(buf); | |
2089 | return ret; | |
2090 | } | |
2091 | ||
2092 | static ssize_t iwl_dbgfs_interrupt_write(struct file *file, | |
2093 | const char __user *user_buf, | |
2094 | size_t count, loff_t *ppos) | |
2095 | { | |
2096 | struct iwl_trans *trans = file->private_data; | |
2097 | struct iwl_trans_pcie *trans_pcie = | |
2098 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
2099 | struct isr_statistics *isr_stats = &trans_pcie->isr_stats; | |
2100 | ||
2101 | char buf[8]; | |
2102 | int buf_size; | |
2103 | u32 reset_flag; | |
2104 | ||
2105 | memset(buf, 0, sizeof(buf)); | |
2106 | buf_size = min(count, sizeof(buf) - 1); | |
2107 | if (copy_from_user(buf, user_buf, buf_size)) | |
2108 | return -EFAULT; | |
2109 | if (sscanf(buf, "%x", &reset_flag) != 1) | |
2110 | return -EFAULT; | |
2111 | if (reset_flag == 0) | |
2112 | memset(isr_stats, 0, sizeof(*isr_stats)); | |
2113 | ||
2114 | return count; | |
2115 | } | |
2116 | ||
16db88ba EG |
2117 | static ssize_t iwl_dbgfs_csr_write(struct file *file, |
2118 | const char __user *user_buf, | |
2119 | size_t count, loff_t *ppos) | |
2120 | { | |
2121 | struct iwl_trans *trans = file->private_data; | |
2122 | char buf[8]; | |
2123 | int buf_size; | |
2124 | int csr; | |
2125 | ||
2126 | memset(buf, 0, sizeof(buf)); | |
2127 | buf_size = min(count, sizeof(buf) - 1); | |
2128 | if (copy_from_user(buf, user_buf, buf_size)) | |
2129 | return -EFAULT; | |
2130 | if (sscanf(buf, "%d", &csr) != 1) | |
2131 | return -EFAULT; | |
2132 | ||
2133 | iwl_dump_csr(trans); | |
2134 | ||
2135 | return count; | |
2136 | } | |
2137 | ||
16db88ba EG |
2138 | static ssize_t iwl_dbgfs_fh_reg_read(struct file *file, |
2139 | char __user *user_buf, | |
2140 | size_t count, loff_t *ppos) | |
2141 | { | |
2142 | struct iwl_trans *trans = file->private_data; | |
2143 | char *buf; | |
2144 | int pos = 0; | |
2145 | ssize_t ret = -EFAULT; | |
2146 | ||
2147 | ret = pos = iwl_dump_fh(trans, &buf, true); | |
2148 | if (buf) { | |
2149 | ret = simple_read_from_buffer(user_buf, | |
2150 | count, ppos, buf, pos); | |
2151 | kfree(buf); | |
2152 | } | |
2153 | ||
2154 | return ret; | |
2155 | } | |
2156 | ||
7ff94706 | 2157 | DEBUGFS_READ_WRITE_FILE_OPS(log_event); |
1f7b6172 | 2158 | DEBUGFS_READ_WRITE_FILE_OPS(interrupt); |
16db88ba | 2159 | DEBUGFS_READ_FILE_OPS(fh_reg); |
87e5666c EG |
2160 | DEBUGFS_READ_FILE_OPS(rx_queue); |
2161 | DEBUGFS_READ_FILE_OPS(tx_queue); | |
16db88ba | 2162 | DEBUGFS_WRITE_FILE_OPS(csr); |
87e5666c EG |
2163 | |
2164 | /* | |
2165 | * Create the debugfs files and directories | |
2166 | * | |
2167 | */ | |
2168 | static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans, | |
2169 | struct dentry *dir) | |
2170 | { | |
87e5666c EG |
2171 | DEBUGFS_ADD_FILE(rx_queue, dir, S_IRUSR); |
2172 | DEBUGFS_ADD_FILE(tx_queue, dir, S_IRUSR); | |
7ff94706 | 2173 | DEBUGFS_ADD_FILE(log_event, dir, S_IWUSR | S_IRUSR); |
1f7b6172 | 2174 | DEBUGFS_ADD_FILE(interrupt, dir, S_IWUSR | S_IRUSR); |
16db88ba EG |
2175 | DEBUGFS_ADD_FILE(csr, dir, S_IWUSR); |
2176 | DEBUGFS_ADD_FILE(fh_reg, dir, S_IRUSR); | |
87e5666c EG |
2177 | return 0; |
2178 | } | |
2179 | #else | |
2180 | static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans, | |
2181 | struct dentry *dir) | |
2182 | { return 0; } | |
2183 | ||
2184 | #endif /*CONFIG_IWLWIFI_DEBUGFS */ | |
2185 | ||
e6bb4c9c | 2186 | const struct iwl_trans_ops trans_ops_pcie = { |
57a1dc89 | 2187 | .start_hw = iwl_trans_pcie_start_hw, |
cc56feb2 | 2188 | .stop_hw = iwl_trans_pcie_stop_hw, |
ed6a3803 | 2189 | .fw_alive = iwl_trans_pcie_fw_alive, |
cf614297 | 2190 | .start_fw = iwl_trans_pcie_start_fw, |
e6bb4c9c | 2191 | .stop_device = iwl_trans_pcie_stop_device, |
48d42c42 | 2192 | |
2dd4f9f7 JB |
2193 | .wowlan_suspend = iwl_trans_pcie_wowlan_suspend, |
2194 | ||
e6bb4c9c | 2195 | .send_cmd = iwl_trans_pcie_send_cmd, |
c85eb619 | 2196 | |
e6bb4c9c | 2197 | .tx = iwl_trans_pcie_tx, |
a0eaad71 | 2198 | .reclaim = iwl_trans_pcie_reclaim, |
34c1b7ba | 2199 | |
7f01d567 | 2200 | .tx_agg_disable = iwl_trans_pcie_tx_agg_disable, |
288712a6 | 2201 | .tx_agg_alloc = iwl_trans_pcie_tx_agg_alloc, |
c91bd124 | 2202 | .tx_agg_setup = iwl_trans_pcie_tx_agg_setup, |
34c1b7ba | 2203 | |
e6bb4c9c | 2204 | .free = iwl_trans_pcie_free, |
87e5666c EG |
2205 | |
2206 | .dbgfs_register = iwl_trans_pcie_dbgfs_register, | |
5f178cd2 EG |
2207 | |
2208 | .wait_tx_queue_empty = iwl_trans_pcie_wait_tx_queue_empty, | |
f22be624 | 2209 | .check_stuck_queue = iwl_trans_pcie_check_stuck_queue, |
5f178cd2 | 2210 | |
c01a4047 | 2211 | #ifdef CONFIG_PM_SLEEP |
57210f7c EG |
2212 | .suspend = iwl_trans_pcie_suspend, |
2213 | .resume = iwl_trans_pcie_resume, | |
c01a4047 | 2214 | #endif |
03905495 EG |
2215 | .write8 = iwl_trans_pcie_write8, |
2216 | .write32 = iwl_trans_pcie_write32, | |
2217 | .read32 = iwl_trans_pcie_read32, | |
c6f600fc | 2218 | .configure = iwl_trans_pcie_configure, |
e6bb4c9c | 2219 | }; |
a42a1844 | 2220 | |
a42a1844 EG |
2221 | struct iwl_trans *iwl_trans_pcie_alloc(struct iwl_shared *shrd, |
2222 | struct pci_dev *pdev, | |
2223 | const struct pci_device_id *ent) | |
2224 | { | |
a42a1844 EG |
2225 | struct iwl_trans_pcie *trans_pcie; |
2226 | struct iwl_trans *trans; | |
2227 | u16 pci_cmd; | |
2228 | int err; | |
2229 | ||
2230 | trans = kzalloc(sizeof(struct iwl_trans) + | |
2231 | sizeof(struct iwl_trans_pcie), GFP_KERNEL); | |
2232 | ||
2233 | if (WARN_ON(!trans)) | |
2234 | return NULL; | |
2235 | ||
2236 | trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
2237 | ||
2238 | trans->ops = &trans_ops_pcie; | |
2239 | trans->shrd = shrd; | |
2240 | trans_pcie->trans = trans; | |
7b11488f | 2241 | spin_lock_init(&trans_pcie->irq_lock); |
13df1aab | 2242 | init_waitqueue_head(&trans_pcie->ucode_write_waitq); |
a42a1844 EG |
2243 | |
2244 | /* W/A - seems to solve weird behavior. We need to remove this if we | |
2245 | * don't want to stay in L1 all the time. This wastes a lot of power */ | |
2246 | pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 | | |
2247 | PCIE_LINK_STATE_CLKPM); | |
2248 | ||
2249 | if (pci_enable_device(pdev)) { | |
2250 | err = -ENODEV; | |
2251 | goto out_no_pci; | |
2252 | } | |
2253 | ||
2254 | pci_set_master(pdev); | |
2255 | ||
2256 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36)); | |
2257 | if (!err) | |
2258 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36)); | |
2259 | if (err) { | |
2260 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); | |
2261 | if (!err) | |
2262 | err = pci_set_consistent_dma_mask(pdev, | |
2263 | DMA_BIT_MASK(32)); | |
2264 | /* both attempts failed: */ | |
2265 | if (err) { | |
2266 | dev_printk(KERN_ERR, &pdev->dev, | |
2267 | "No suitable DMA available.\n"); | |
2268 | goto out_pci_disable_device; | |
2269 | } | |
2270 | } | |
2271 | ||
2272 | err = pci_request_regions(pdev, DRV_NAME); | |
2273 | if (err) { | |
2274 | dev_printk(KERN_ERR, &pdev->dev, "pci_request_regions failed"); | |
2275 | goto out_pci_disable_device; | |
2276 | } | |
2277 | ||
05f5b97e | 2278 | trans_pcie->hw_base = pci_ioremap_bar(pdev, 0); |
a42a1844 | 2279 | if (!trans_pcie->hw_base) { |
05f5b97e | 2280 | dev_printk(KERN_ERR, &pdev->dev, "pci_ioremap_bar failed"); |
a42a1844 EG |
2281 | err = -ENODEV; |
2282 | goto out_pci_release_regions; | |
2283 | } | |
2284 | ||
a42a1844 EG |
2285 | dev_printk(KERN_INFO, &pdev->dev, |
2286 | "pci_resource_len = 0x%08llx\n", | |
2287 | (unsigned long long) pci_resource_len(pdev, 0)); | |
2288 | dev_printk(KERN_INFO, &pdev->dev, | |
2289 | "pci_resource_base = %p\n", trans_pcie->hw_base); | |
2290 | ||
2291 | dev_printk(KERN_INFO, &pdev->dev, | |
2292 | "HW Revision ID = 0x%X\n", pdev->revision); | |
2293 | ||
2294 | /* We disable the RETRY_TIMEOUT register (0x41) to keep | |
2295 | * PCI Tx retries from interfering with C3 CPU state */ | |
2296 | pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00); | |
2297 | ||
2298 | err = pci_enable_msi(pdev); | |
2299 | if (err) | |
2300 | dev_printk(KERN_ERR, &pdev->dev, | |
2301 | "pci_enable_msi failed(0X%x)", err); | |
2302 | ||
2303 | trans->dev = &pdev->dev; | |
75595536 | 2304 | trans_pcie->irq = pdev->irq; |
a42a1844 | 2305 | trans_pcie->pci_dev = pdev; |
08079a49 | 2306 | trans->hw_rev = iwl_read32(trans, CSR_HW_REV); |
99673ee5 | 2307 | trans->hw_id = (pdev->device << 16) + pdev->subsystem_device; |
9ca85961 EG |
2308 | snprintf(trans->hw_id_str, sizeof(trans->hw_id_str), |
2309 | "PCI ID: 0x%04X:0x%04X", pdev->device, pdev->subsystem_device); | |
a42a1844 EG |
2310 | |
2311 | /* TODO: Move this away, not needed if not MSI */ | |
2312 | /* enable rfkill interrupt: hw bug w/a */ | |
2313 | pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd); | |
2314 | if (pci_cmd & PCI_COMMAND_INTX_DISABLE) { | |
2315 | pci_cmd &= ~PCI_COMMAND_INTX_DISABLE; | |
2316 | pci_write_config_word(pdev, PCI_COMMAND, pci_cmd); | |
2317 | } | |
2318 | ||
2319 | return trans; | |
2320 | ||
2321 | out_pci_release_regions: | |
2322 | pci_release_regions(pdev); | |
2323 | out_pci_disable_device: | |
2324 | pci_disable_device(pdev); | |
2325 | out_no_pci: | |
2326 | kfree(trans); | |
2327 | return NULL; | |
2328 | } | |
2329 |