projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
iwlwifi: enable packet injection for iwl3945
[linux-2.6-block.git] / drivers / net / wireless / iwlwifi / iwl-rx.c
CommitLineData
a55360e4
TW		 1/******************************************************************************
2 *
3 * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved.
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
25 * James P. Ketrenos <ipw2100-admin@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
1781a07f 30#include <linux/etherdevice.h>
a55360e4
TW		 31#include <net/mac80211.h>
32#include "iwl-eeprom.h"
33#include "iwl-dev.h"
34#include "iwl-core.h"
35#include "iwl-sta.h"
36#include "iwl-io.h"
c1354754 37#include "iwl-calib.h"
a55360e4
TW		 38#include "iwl-helpers.h"
39/************************** RX-FUNCTIONS ****************************/
40/*
41 * Rx theory of operation
42 *
43 * Driver allocates a circular buffer of Receive Buffer Descriptors (RBDs),
44 * each of which point to Receive Buffers to be filled by the NIC. These get
45 * used not only for Rx frames, but for any command response or notification
46 * from the NIC. The driver and NIC manage the Rx buffers by means
47 * of indexes into the circular buffer.
48 *
49 * Rx Queue Indexes
50 * The host/firmware share two index registers for managing the Rx buffers.
51 *
52 * The READ index maps to the first position that the firmware may be writing
53 * to -- the driver can read up to (but not including) this position and get
54 * good data.
55 * The READ index is managed by the firmware once the card is enabled.
56 *
57 * The WRITE index maps to the last position the driver has read from -- the
58 * position preceding WRITE is the last slot the firmware can place a packet.
59 *
60 * The queue is empty (no good data) if WRITE = READ - 1, and is full if
61 * WRITE = READ.
62 *
63 * During initialization, the host sets up the READ queue position to the first
64 * INDEX position, and WRITE to the last (READ - 1 wrapped)
65 *
66 * When the firmware places a packet in a buffer, it will advance the READ index
67 * and fire the RX interrupt. The driver can then query the READ index and
68 * process as many packets as possible, moving the WRITE index forward as it
69 * resets the Rx queue buffers with new memory.
70 *
71 * The management in the driver is as follows:
72 * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
73 * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
74 * to replenish the iwl->rxq->rx_free.
75 * + In iwl_rx_replenish (scheduled) if 'processed' != 'read' then the
76 * iwl->rxq is replenished and the READ INDEX is updated (updating the
77 * 'processed' and 'read' driver indexes as well)
78 * + A received packet is processed and handed to the kernel network stack,
79 * detached from the iwl->rxq. The driver 'processed' index is updated.
80 * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
81 * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
82 * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
83 * were enough free buffers and RX_STALLED is set it is cleared.
84 *
85 *
86 * Driver sequence:
87 *
88 * iwl_rx_queue_alloc() Allocates rx_free
89 * iwl_rx_replenish() Replenishes rx_free list from rx_used, and calls
90 * iwl_rx_queue_restock
91 * iwl_rx_queue_restock() Moves available buffers from rx_free into Rx
92 * queue, updates firmware pointers, and updates
93 * the WRITE index. If insufficient rx_free buffers
94 * are available, schedules iwl_rx_replenish
95 *
96 * -- enable interrupts --
97 * ISR - iwl_rx() Detach iwl_rx_mem_buffers from pool up to the
98 * READ INDEX, detaching the SKB from the pool.
99 * Moves the packet buffer from queue to rx_used.
100 * Calls iwl_rx_queue_restock to refill any empty
101 * slots.
102 * ...
103 *
104 */
105
106/**
107 * iwl_rx_queue_space - Return number of free slots available in queue.
108 */
109int iwl_rx_queue_space(const struct iwl_rx_queue *q)
110{
111 int s = q->read - q->write;
112 if (s <= 0)
113 s += RX_QUEUE_SIZE;
114 /* keep some buffer to not confuse full and empty queue */
115 s -= 2;
116 if (s < 0)
117 s = 0;
118 return s;
119}
120EXPORT_SYMBOL(iwl_rx_queue_space);
121
122/**
123 * iwl_rx_queue_update_write_ptr - Update the write pointer for the RX queue
124 */
125int iwl_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl_rx_queue *q)
126{
127 u32 reg = 0;
128 int ret = 0;
129 unsigned long flags;
130
131 spin_lock_irqsave(&q->lock, flags);
132
133 if (q->need_update == 0)
134 goto exit_unlock;
135
136 /* If power-saving is in use, make sure device is awake */
137 if (test_bit(STATUS_POWER_PMI, &priv->status)) {
138 reg = iwl_read32(priv, CSR_UCODE_DRV_GP1);
139
140 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
141 iwl_set_bit(priv, CSR_GP_CNTRL,
142 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
143 goto exit_unlock;
144 }
145
146 ret = iwl_grab_nic_access(priv);
147 if (ret)
148 goto exit_unlock;
149
150 /* Device expects a multiple of 8 */
151 iwl_write_direct32(priv, FH_RSCSR_CHNL0_WPTR,
152 q->write & ~0x7);
153 iwl_release_nic_access(priv);
154
155 /* Else device is assumed to be awake */
156 } else
157 /* Device expects a multiple of 8 */
158 iwl_write32(priv, FH_RSCSR_CHNL0_WPTR, q->write & ~0x7);
159
160
161 q->need_update = 0;
162
163 exit_unlock:
164 spin_unlock_irqrestore(&q->lock, flags);
165 return ret;
166}
167EXPORT_SYMBOL(iwl_rx_queue_update_write_ptr);
168/**
169 * iwl_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
170 */
171static inline __le32 iwl_dma_addr2rbd_ptr(struct iwl_priv *priv,
172 dma_addr_t dma_addr)
173{
174 return cpu_to_le32((u32)(dma_addr >> 8));
175}
176
177/**
178 * iwl_rx_queue_restock - refill RX queue from pre-allocated pool
179 *
180 * If there are slots in the RX queue that need to be restocked,
181 * and we have free pre-allocated buffers, fill the ranks as much
182 * as we can, pulling from rx_free.
183 *
184 * This moves the 'write' index forward to catch up with 'processed', and
185 * also updates the memory address in the firmware to reference the new
186 * target buffer.
187 */
188int iwl_rx_queue_restock(struct iwl_priv *priv)
189{
190 struct iwl_rx_queue *rxq = &priv->rxq;
191 struct list_head *element;
192 struct iwl_rx_mem_buffer *rxb;
193 unsigned long flags;
194 int write;
195 int ret = 0;
196
197 spin_lock_irqsave(&rxq->lock, flags);
198 write = rxq->write & ~0x7;
199 while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
200 /* Get next free Rx buffer, remove from free list */
201 element = rxq->rx_free.next;
202 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
203 list_del(element);
204
205 /* Point to Rx buffer via next RBD in circular buffer */
206 rxq->bd[rxq->write] = iwl_dma_addr2rbd_ptr(priv, rxb->dma_addr);
207 rxq->queue[rxq->write] = rxb;
208 rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
209 rxq->free_count--;
210 }
211 spin_unlock_irqrestore(&rxq->lock, flags);
212 /* If the pre-allocated buffer pool is dropping low, schedule to
213 * refill it */
214 if (rxq->free_count <= RX_LOW_WATERMARK)
215 queue_work(priv->workqueue, &priv->rx_replenish);
216
217
218 /* If we've added more space for the firmware to place data, tell it.
219 * Increment device's write pointer in multiples of 8. */
220 if ((write != (rxq->write & ~0x7))
221 || (abs(rxq->write - rxq->read) > 7)) {
222 spin_lock_irqsave(&rxq->lock, flags);
223 rxq->need_update = 1;
224 spin_unlock_irqrestore(&rxq->lock, flags);
225 ret = iwl_rx_queue_update_write_ptr(priv, rxq);
226 }
227
228 return ret;
229}
230EXPORT_SYMBOL(iwl_rx_queue_restock);
231
232
233/**
234 * iwl_rx_replenish - Move all used packet from rx_used to rx_free
235 *
236 * When moving to rx_free an SKB is allocated for the slot.
237 *
238 * Also restock the Rx queue via iwl_rx_queue_restock.
239 * This is called as a scheduled work item (except for during initialization)
240 */
241void iwl_rx_allocate(struct iwl_priv *priv)
242{
243 struct iwl_rx_queue *rxq = &priv->rxq;
244 struct list_head *element;
245 struct iwl_rx_mem_buffer *rxb;
246 unsigned long flags;
247 spin_lock_irqsave(&rxq->lock, flags);
248 while (!list_empty(&rxq->rx_used)) {
249 element = rxq->rx_used.next;
250 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
251
252 /* Alloc a new receive buffer */
253 rxb->skb = alloc_skb(priv->hw_params.rx_buf_size,
254 __GFP_NOWARN | GFP_ATOMIC);
255 if (!rxb->skb) {
256 if (net_ratelimit())
257 printk(KERN_CRIT DRV_NAME
258 ": Can not allocate SKB buffers\n");
259 /* We don't reschedule replenish work here -- we will
260 * call the restock method and if it still needs
261 * more buffers it will schedule replenish */
262 break;
263 }
264 priv->alloc_rxb_skb++;
265 list_del(element);
266
267 /* Get physical address of RB/SKB */
268 rxb->dma_addr =
269 pci_map_single(priv->pci_dev, rxb->skb->data,
270 priv->hw_params.rx_buf_size, PCI_DMA_FROMDEVICE);
271 list_add_tail(&rxb->list, &rxq->rx_free);
272 rxq->free_count++;
273 }
274 spin_unlock_irqrestore(&rxq->lock, flags);
275}
276EXPORT_SYMBOL(iwl_rx_allocate);
277
278void iwl_rx_replenish(struct iwl_priv *priv)
279{
280 unsigned long flags;
281
282 iwl_rx_allocate(priv);
283
284 spin_lock_irqsave(&priv->lock, flags);
285 iwl_rx_queue_restock(priv);
286 spin_unlock_irqrestore(&priv->lock, flags);
287}
288EXPORT_SYMBOL(iwl_rx_replenish);
289
290
291/* Assumes that the skb field of the buffers in 'pool' is kept accurate.
292 * If an SKB has been detached, the POOL needs to have its SKB set to NULL
293 * This free routine walks the list of POOL entries and if SKB is set to
294 * non NULL it is unmapped and freed
295 */
296void iwl_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
297{
298 int i;
299 for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
300 if (rxq->pool[i].skb != NULL) {
301 pci_unmap_single(priv->pci_dev,
302 rxq->pool[i].dma_addr,
303 priv->hw_params.rx_buf_size,
304 PCI_DMA_FROMDEVICE);
305 dev_kfree_skb(rxq->pool[i].skb);
306 }
307 }
308
309 pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
310 rxq->dma_addr);
311 rxq->bd = NULL;
312}
313EXPORT_SYMBOL(iwl_rx_queue_free);
314
315int iwl_rx_queue_alloc(struct iwl_priv *priv)
316{
317 struct iwl_rx_queue *rxq = &priv->rxq;
318 struct pci_dev *dev = priv->pci_dev;
319 int i;
320
321 spin_lock_init(&rxq->lock);
322 INIT_LIST_HEAD(&rxq->rx_free);
323 INIT_LIST_HEAD(&rxq->rx_used);
324
325 /* Alloc the circular buffer of Read Buffer Descriptors (RBDs) */
326 rxq->bd = pci_alloc_consistent(dev, 4 * RX_QUEUE_SIZE, &rxq->dma_addr);
327 if (!rxq->bd)
328 return -ENOMEM;
329
330 /* Fill the rx_used queue with _all_ of the Rx buffers */
331 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++)
332 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
333
334 /* Set us so that we have processed and used all buffers, but have
335 * not restocked the Rx queue with fresh buffers */
336 rxq->read = rxq->write = 0;
337 rxq->free_count = 0;
338 rxq->need_update = 0;
339 return 0;
340}
341EXPORT_SYMBOL(iwl_rx_queue_alloc);
342
343void iwl_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
344{
345 unsigned long flags;
346 int i;
347 spin_lock_irqsave(&rxq->lock, flags);
348 INIT_LIST_HEAD(&rxq->rx_free);
349 INIT_LIST_HEAD(&rxq->rx_used);
350 /* Fill the rx_used queue with _all_ of the Rx buffers */
351 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
352 /* In the reset function, these buffers may have been allocated
353 * to an SKB, so we need to unmap and free potential storage */
354 if (rxq->pool[i].skb != NULL) {
355 pci_unmap_single(priv->pci_dev,
356 rxq->pool[i].dma_addr,
357 priv->hw_params.rx_buf_size,
358 PCI_DMA_FROMDEVICE);
359 priv->alloc_rxb_skb--;
360 dev_kfree_skb(rxq->pool[i].skb);
361 rxq->pool[i].skb = NULL;
362 }
363 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
364 }
365
366 /* Set us so that we have processed and used all buffers, but have
367 * not restocked the Rx queue with fresh buffers */
368 rxq->read = rxq->write = 0;
369 rxq->free_count = 0;
370 spin_unlock_irqrestore(&rxq->lock, flags);
371}
372EXPORT_SYMBOL(iwl_rx_queue_reset);
373
1053d35f
RR		 374int iwl_rx_init(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
375{
376 int ret;
377 unsigned long flags;
378 unsigned int rb_size;
379
380 spin_lock_irqsave(&priv->lock, flags);
381 ret = iwl_grab_nic_access(priv);
382 if (ret) {
383 spin_unlock_irqrestore(&priv->lock, flags);
384 return ret;
385 }
386
387 if (priv->cfg->mod_params->amsdu_size_8K)
388 rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K;
389 else
390 rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K;
391
392 /* Stop Rx DMA */
393 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
394
395 /* Reset driver's Rx queue write index */
396 iwl_write_direct32(priv, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0);
397
398 /* Tell device where to find RBD circular buffer in DRAM */
399 iwl_write_direct32(priv, FH_RSCSR_CHNL0_RBDCB_BASE_REG,
400 rxq->dma_addr >> 8);
401
402 /* Tell device where in DRAM to update its Rx status */
403 iwl_write_direct32(priv, FH_RSCSR_CHNL0_STTS_WPTR_REG,
d67f5489 404 (priv->shared_phys + priv->rb_closed_offset) >> 4);
1053d35f
RR		 405
406 /* Enable Rx DMA, enable host interrupt, Rx buffer size 4k, 256 RBDs */
407 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG,
408 FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL |
409 FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL |
410 rb_size |
411 /* 0x10 << 4 | */
412 (RX_QUEUE_SIZE_LOG <<
413 FH_RCSR_RX_CONFIG_RBDCB_SIZE_BITSHIFT));
414
415 /*
416 * iwl_write32(priv,CSR_INT_COAL_REG,0);
417 */
418
419 iwl_release_nic_access(priv);
420 spin_unlock_irqrestore(&priv->lock, flags);
421
422 return 0;
423}
424
b3bbacb7
TW		 425int iwl_rxq_stop(struct iwl_priv *priv)
426{
427 int ret;
428 unsigned long flags;
429
430 spin_lock_irqsave(&priv->lock, flags);
431 ret = iwl_grab_nic_access(priv);
432 if (unlikely(ret)) {
433 spin_unlock_irqrestore(&priv->lock, flags);
434 return ret;
435 }
436
437 /* stop Rx DMA */
438 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
439 ret = iwl_poll_direct_bit(priv, FH_MEM_RSSR_RX_STATUS_REG,
440 (1 << 24), 1000);
441 if (ret < 0)
442 IWL_ERROR("Can't stop Rx DMA.\n");
443
444 iwl_release_nic_access(priv);
445 spin_unlock_irqrestore(&priv->lock, flags);
446
447 return 0;
448}
449EXPORT_SYMBOL(iwl_rxq_stop);
450
c1354754
TW		 451void iwl_rx_missed_beacon_notif(struct iwl_priv *priv,
452 struct iwl_rx_mem_buffer *rxb)
453
454{
c1354754
TW		 455 struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
456 struct iwl4965_missed_beacon_notif *missed_beacon;
457
458 missed_beacon = &pkt->u.missed_beacon;
459 if (le32_to_cpu(missed_beacon->consequtive_missed_beacons) > 5) {
460 IWL_DEBUG_CALIB("missed bcn cnsq %d totl %d rcd %d expctd %d\n",
461 le32_to_cpu(missed_beacon->consequtive_missed_beacons),
462 le32_to_cpu(missed_beacon->total_missed_becons),
463 le32_to_cpu(missed_beacon->num_recvd_beacons),
464 le32_to_cpu(missed_beacon->num_expected_beacons));
465 if (!test_bit(STATUS_SCANNING, &priv->status))
466 iwl_init_sensitivity(priv);
467 }
c1354754
TW		 468}
469EXPORT_SYMBOL(iwl_rx_missed_beacon_notif);
8f91aecb 470
0c70515f
RR		 471int iwl_rx_agg_start(struct iwl_priv *priv, const u8 *addr, int tid, u16 ssn)
472{
473 unsigned long flags;
474 int sta_id;
475
476 sta_id = iwl_find_station(priv, addr);
477 if (sta_id == IWL_INVALID_STATION)
478 return -ENXIO;
479
480 spin_lock_irqsave(&priv->sta_lock, flags);
481 priv->stations[sta_id].sta.station_flags_msk = 0;
482 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_ADDBA_TID_MSK;
483 priv->stations[sta_id].sta.add_immediate_ba_tid = (u8)tid;
484 priv->stations[sta_id].sta.add_immediate_ba_ssn = cpu_to_le16(ssn);
485 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
486 spin_unlock_irqrestore(&priv->sta_lock, flags);
487
488 return iwl_send_add_sta(priv, &priv->stations[sta_id].sta,
489 CMD_ASYNC);
490}
491EXPORT_SYMBOL(iwl_rx_agg_start);
492
493int iwl_rx_agg_stop(struct iwl_priv *priv, const u8 *addr, int tid)
494{
495 unsigned long flags;
496 int sta_id;
497
498 sta_id = iwl_find_station(priv, addr);
499 if (sta_id == IWL_INVALID_STATION)
500 return -ENXIO;
501
502 spin_lock_irqsave(&priv->sta_lock, flags);
503 priv->stations[sta_id].sta.station_flags_msk = 0;
504 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_DELBA_TID_MSK;
505 priv->stations[sta_id].sta.remove_immediate_ba_tid = (u8)tid;
506 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
507 spin_unlock_irqrestore(&priv->sta_lock, flags);
508
509 return iwl_send_add_sta(priv, &priv->stations[sta_id].sta,
510 CMD_ASYNC);
511}
512EXPORT_SYMBOL(iwl_rx_agg_stop);
513
8f91aecb
EG		 514
515/* Calculate noise level, based on measurements during network silence just
516 * before arriving beacon. This measurement can be done only if we know
517 * exactly when to expect beacons, therefore only when we're associated. */
518static void iwl_rx_calc_noise(struct iwl_priv *priv)
519{
520 struct statistics_rx_non_phy *rx_info
521 = &(priv->statistics.rx.general);
522 int num_active_rx = 0;
523 int total_silence = 0;
524 int bcn_silence_a =
525 le32_to_cpu(rx_info->beacon_silence_rssi_a) & IN_BAND_FILTER;
526 int bcn_silence_b =
527 le32_to_cpu(rx_info->beacon_silence_rssi_b) & IN_BAND_FILTER;
528 int bcn_silence_c =
529 le32_to_cpu(rx_info->beacon_silence_rssi_c) & IN_BAND_FILTER;
530
531 if (bcn_silence_a) {
532 total_silence += bcn_silence_a;
533 num_active_rx++;
534 }
535 if (bcn_silence_b) {
536 total_silence += bcn_silence_b;
537 num_active_rx++;
538 }
539 if (bcn_silence_c) {
540 total_silence += bcn_silence_c;
541 num_active_rx++;
542 }
543
544 /* Average among active antennas */
545 if (num_active_rx)
546 priv->last_rx_noise = (total_silence / num_active_rx) - 107;
547 else
548 priv->last_rx_noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
549
550 IWL_DEBUG_CALIB("inband silence a %u, b %u, c %u, dBm %d\n",
551 bcn_silence_a, bcn_silence_b, bcn_silence_c,
552 priv->last_rx_noise);
553}
554
555#define REG_RECALIB_PERIOD (60)
556
557void iwl_rx_statistics(struct iwl_priv *priv,
558 struct iwl_rx_mem_buffer *rxb)
559{
560 struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
561
562 IWL_DEBUG_RX("Statistics notification received (%d vs %d).\n",
563 (int)sizeof(priv->statistics), pkt->len);
564
565 memcpy(&priv->statistics, &pkt->u.stats, sizeof(priv->statistics));
566
567 set_bit(STATUS_STATISTICS, &priv->status);
568
569 /* Reschedule the statistics timer to occur in
570 * REG_RECALIB_PERIOD seconds to ensure we get a
571 * thermal update even if the uCode doesn't give
572 * us one */
573 mod_timer(&priv->statistics_periodic, jiffies +
574 msecs_to_jiffies(REG_RECALIB_PERIOD * 1000));
575
576 if (unlikely(!test_bit(STATUS_SCANNING, &priv->status)) &&
577 (pkt->hdr.cmd == STATISTICS_NOTIFICATION)) {
578 iwl_rx_calc_noise(priv);
579 queue_work(priv->workqueue, &priv->run_time_calib_work);
580 }
581
582 iwl_leds_background(priv);
583
584 if (priv->cfg->ops->lib->temperature)
585 priv->cfg->ops->lib->temperature(priv, &pkt->u.stats);
586}
587EXPORT_SYMBOL(iwl_rx_statistics);
1781a07f
EG		 588
589#define PERFECT_RSSI (-20) /* dBm */
590#define WORST_RSSI (-95) /* dBm */
591#define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
592
593/* Calculate an indication of rx signal quality (a percentage, not dBm!).
594 * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
595 * about formulas used below. */
596static int iwl_calc_sig_qual(int rssi_dbm, int noise_dbm)
597{
598 int sig_qual;
599 int degradation = PERFECT_RSSI - rssi_dbm;
600
601 /* If we get a noise measurement, use signal-to-noise ratio (SNR)
602 * as indicator; formula is (signal dbm - noise dbm).
603 * SNR at or above 40 is a great signal (100%).
604 * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
605 * Weakest usable signal is usually 10 - 15 dB SNR. */
606 if (noise_dbm) {
607 if (rssi_dbm - noise_dbm >= 40)
608 return 100;
609 else if (rssi_dbm < noise_dbm)
610 return 0;
611 sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
612
613 /* Else use just the signal level.
614 * This formula is a least squares fit of data points collected and
615 * compared with a reference system that had a percentage (%) display
616 * for signal quality. */
617 } else
618 sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
619 (15 * RSSI_RANGE + 62 * degradation)) /
620 (RSSI_RANGE * RSSI_RANGE);
621
622 if (sig_qual > 100)
623 sig_qual = 100;
624 else if (sig_qual < 1)
625 sig_qual = 0;
626
627 return sig_qual;
628}
629
630#ifdef CONFIG_IWLWIFI_DEBUG
631
632/**
633 * iwl_dbg_report_frame - dump frame to syslog during debug sessions
634 *
635 * You may hack this function to show different aspects of received frames,
636 * including selective frame dumps.
637 * group100 parameter selects whether to show 1 out of 100 good frames.
638 *
639 * TODO: This was originally written for 3945, need to audit for
640 * proper operation with 4965.
641 */
642static void iwl_dbg_report_frame(struct iwl_priv *priv,
643 struct iwl_rx_packet *pkt,
644 struct ieee80211_hdr *header, int group100)
645{
646 u32 to_us;
647 u32 print_summary = 0;
648 u32 print_dump = 0; /* set to 1 to dump all frames' contents */
649 u32 hundred = 0;
650 u32 dataframe = 0;
651 __le16 fc;
652 u16 seq_ctl;
653 u16 channel;
654 u16 phy_flags;
655 int rate_sym;
656 u16 length;
657 u16 status;
658 u16 bcn_tmr;
659 u32 tsf_low;
660 u64 tsf;
661 u8 rssi;
662 u8 agc;
663 u16 sig_avg;
664 u16 noise_diff;
665 struct iwl4965_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt);
666 struct iwl4965_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
667 struct iwl4965_rx_frame_end *rx_end = IWL_RX_END(pkt);
668 u8 *data = IWL_RX_DATA(pkt);
669
670 if (likely(!(priv->debug_level & IWL_DL_RX)))
671 return;
672
673 /* MAC header */
674 fc = header->frame_control;
675 seq_ctl = le16_to_cpu(header->seq_ctrl);
676
677 /* metadata */
678 channel = le16_to_cpu(rx_hdr->channel);
679 phy_flags = le16_to_cpu(rx_hdr->phy_flags);
680 rate_sym = rx_hdr->rate;
681 length = le16_to_cpu(rx_hdr->len);
682
683 /* end-of-frame status and timestamp */
684 status = le32_to_cpu(rx_end->status);
685 bcn_tmr = le32_to_cpu(rx_end->beacon_timestamp);
686 tsf_low = le64_to_cpu(rx_end->timestamp) & 0x0ffffffff;
687 tsf = le64_to_cpu(rx_end->timestamp);
688
689 /* signal statistics */
690 rssi = rx_stats->rssi;
691 agc = rx_stats->agc;
692 sig_avg = le16_to_cpu(rx_stats->sig_avg);
693 noise_diff = le16_to_cpu(rx_stats->noise_diff);
694
695 to_us = !compare_ether_addr(header->addr1, priv->mac_addr);
696
697 /* if data frame is to us and all is good,
698 * (optionally) print summary for only 1 out of every 100 */
699 if (to_us && (fc & ~cpu_to_le16(IEEE80211_FCTL_PROTECTED)) ==
700 cpu_to_le16(IEEE80211_FCTL_FROMDS | IEEE80211_FTYPE_DATA)) {
701 dataframe = 1;
702 if (!group100)
703 print_summary = 1; /* print each frame */
704 else if (priv->framecnt_to_us < 100) {
705 priv->framecnt_to_us++;
706 print_summary = 0;
707 } else {
708 priv->framecnt_to_us = 0;
709 print_summary = 1;
710 hundred = 1;
711 }
712 } else {
713 /* print summary for all other frames */
714 print_summary = 1;
715 }
716
717 if (print_summary) {
718 char *title;
719 int rate_idx;
720 u32 bitrate;
721
722 if (hundred)
723 title = "100Frames";
724 else if (ieee80211_has_retry(fc))
725 title = "Retry";
726 else if (ieee80211_is_assoc_resp(fc))
727 title = "AscRsp";
728 else if (ieee80211_is_reassoc_resp(fc))
729 title = "RasRsp";
730 else if (ieee80211_is_probe_resp(fc)) {
731 title = "PrbRsp";
732 print_dump = 1; /* dump frame contents */
733 } else if (ieee80211_is_beacon(fc)) {
734 title = "Beacon";
735 print_dump = 1; /* dump frame contents */
736 } else if (ieee80211_is_atim(fc))
737 title = "ATIM";
738 else if (ieee80211_is_auth(fc))
739 title = "Auth";
740 else if (ieee80211_is_deauth(fc))
741 title = "DeAuth";
742 else if (ieee80211_is_disassoc(fc))
743 title = "DisAssoc";
744 else
745 title = "Frame";
746
747 rate_idx = iwl_hwrate_to_plcp_idx(rate_sym);
748 if (unlikely(rate_idx == -1))
749 bitrate = 0;
750 else
751 bitrate = iwl_rates[rate_idx].ieee / 2;
752
753 /* print frame summary.
754 * MAC addresses show just the last byte (for brevity),
755 * but you can hack it to show more, if you'd like to. */
756 if (dataframe)
757 IWL_DEBUG_RX("%s: mhd=0x%04x, dst=0x%02x, "
758 "len=%u, rssi=%d, chnl=%d, rate=%u, \n",
759 title, le16_to_cpu(fc), header->addr1[5],
760 length, rssi, channel, bitrate);
761 else {
762 /* src/dst addresses assume managed mode */
763 IWL_DEBUG_RX("%s: 0x%04x, dst=0x%02x, "
764 "src=0x%02x, rssi=%u, tim=%lu usec, "
765 "phy=0x%02x, chnl=%d\n",
766 title, le16_to_cpu(fc), header->addr1[5],
767 header->addr3[5], rssi,
768 tsf_low - priv->scan_start_tsf,
769 phy_flags, channel);
770 }
771 }
772 if (print_dump)
773 iwl_print_hex_dump(priv, IWL_DL_RX, data, length);
774}
775#else
776static inline void iwl_dbg_report_frame(struct iwl_priv *priv,
777 struct iwl_rx_packet *pkt,
778 struct ieee80211_hdr *header,
779 int group100)
780{
781}
782#endif
783
784static void iwl_add_radiotap(struct iwl_priv *priv,
785 struct sk_buff *skb,
786 struct iwl4965_rx_phy_res *rx_start,
787 struct ieee80211_rx_status *stats,
788 u32 ampdu_status)
789{
790 s8 signal = stats->signal;
791 s8 noise = 0;
792 int rate = stats->rate_idx;
793 u64 tsf = stats->mactime;
794 __le16 antenna;
795 __le16 phy_flags_hw = rx_start->phy_flags;
796 struct iwl4965_rt_rx_hdr {
797 struct ieee80211_radiotap_header rt_hdr;
798 __le64 rt_tsf; /* TSF */
799 u8 rt_flags; /* radiotap packet flags */
800 u8 rt_rate; /* rate in 500kb/s */
801 __le16 rt_channelMHz; /* channel in MHz */
802 __le16 rt_chbitmask; /* channel bitfield */
803 s8 rt_dbmsignal; /* signal in dBm, kluged to signed */
804 s8 rt_dbmnoise;
805 u8 rt_antenna; /* antenna number */
806 } __attribute__ ((packed)) *iwl4965_rt;
807
808 /* TODO: We won't have enough headroom for HT frames. Fix it later. */
809 if (skb_headroom(skb) < sizeof(*iwl4965_rt)) {
810 if (net_ratelimit())
811 printk(KERN_ERR "not enough headroom [%d] for "
812 "radiotap head [%zd]\n",
813 skb_headroom(skb), sizeof(*iwl4965_rt));
814 return;
815 }
816
817 /* put radiotap header in front of 802.11 header and data */
818 iwl4965_rt = (void *)skb_push(skb, sizeof(*iwl4965_rt));
819
820 /* initialise radiotap header */
821 iwl4965_rt->rt_hdr.it_version = PKTHDR_RADIOTAP_VERSION;
822 iwl4965_rt->rt_hdr.it_pad = 0;
823
824 /* total header + data */
825 put_unaligned(cpu_to_le16(sizeof(*iwl4965_rt)),
826 &iwl4965_rt->rt_hdr.it_len);
827
828 /* Indicate all the fields we add to the radiotap header */
829 put_unaligned(cpu_to_le32((1 << IEEE80211_RADIOTAP_TSFT) |
830 (1 << IEEE80211_RADIOTAP_FLAGS) |
831 (1 << IEEE80211_RADIOTAP_RATE) |
832 (1 << IEEE80211_RADIOTAP_CHANNEL) |
833 (1 << IEEE80211_RADIOTAP_DBM_ANTSIGNAL) |
834 (1 << IEEE80211_RADIOTAP_DBM_ANTNOISE) |
835 (1 << IEEE80211_RADIOTAP_ANTENNA)),
836 &iwl4965_rt->rt_hdr.it_present);
837
838 /* Zero the flags, we'll add to them as we go */
839 iwl4965_rt->rt_flags = 0;
840
841 put_unaligned(cpu_to_le64(tsf), &iwl4965_rt->rt_tsf);
842
843 iwl4965_rt->rt_dbmsignal = signal;
844 iwl4965_rt->rt_dbmnoise = noise;
845
846 /* Convert the channel frequency and set the flags */
847 put_unaligned(cpu_to_le16(stats->freq), &iwl4965_rt->rt_channelMHz);
848 if (!(phy_flags_hw & RX_RES_PHY_FLAGS_BAND_24_MSK))
849 put_unaligned(cpu_to_le16(IEEE80211_CHAN_OFDM |
850 IEEE80211_CHAN_5GHZ),
851 &iwl4965_rt->rt_chbitmask);
852 else if (phy_flags_hw & RX_RES_PHY_FLAGS_MOD_CCK_MSK)
853 put_unaligned(cpu_to_le16(IEEE80211_CHAN_CCK |
854 IEEE80211_CHAN_2GHZ),
855 &iwl4965_rt->rt_chbitmask);
856 else /* 802.11g */
857 put_unaligned(cpu_to_le16(IEEE80211_CHAN_OFDM |
858 IEEE80211_CHAN_2GHZ),
859 &iwl4965_rt->rt_chbitmask);
860
861 if (rate == -1)
862 iwl4965_rt->rt_rate = 0;
863 else
864 iwl4965_rt->rt_rate = iwl_rates[rate].ieee;
865
866 /*
867 * "antenna number"
868 *
869 * It seems that the antenna field in the phy flags value
870 * is actually a bitfield. This is undefined by radiotap,
871 * it wants an actual antenna number but I always get "7"
872 * for most legacy frames I receive indicating that the
873 * same frame was received on all three RX chains.
874 *
875 * I think this field should be removed in favour of a
876 * new 802.11n radiotap field "RX chains" that is defined
877 * as a bitmask.
878 */
879 antenna = phy_flags_hw & RX_RES_PHY_FLAGS_ANTENNA_MSK;
880 iwl4965_rt->rt_antenna = le16_to_cpu(antenna) >> 4;
881
882 /* set the preamble flag if appropriate */
883 if (phy_flags_hw & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
884 iwl4965_rt->rt_flags |= IEEE80211_RADIOTAP_F_SHORTPRE;
885
886 stats->flag |= RX_FLAG_RADIOTAP;
887}
888
889static void iwl_update_rx_stats(struct iwl_priv *priv, u16 fc, u16 len)
890{
891 /* 0 - mgmt, 1 - cnt, 2 - data */
892 int idx = (fc & IEEE80211_FCTL_FTYPE) >> 2;
893 priv->rx_stats[idx].cnt++;
894 priv->rx_stats[idx].bytes += len;
895}
896
897/*
898 * returns non-zero if packet should be dropped
899 */
900static int iwl_set_decrypted_flag(struct iwl_priv *priv,
901 struct ieee80211_hdr *hdr,
902 u32 decrypt_res,
903 struct ieee80211_rx_status *stats)
904{
905 u16 fc = le16_to_cpu(hdr->frame_control);
906
907 if (priv->active_rxon.filter_flags & RXON_FILTER_DIS_DECRYPT_MSK)
908 return 0;
909
910 if (!(fc & IEEE80211_FCTL_PROTECTED))
911 return 0;
912
913 IWL_DEBUG_RX("decrypt_res:0x%x\n", decrypt_res);
914 switch (decrypt_res & RX_RES_STATUS_SEC_TYPE_MSK) {
915 case RX_RES_STATUS_SEC_TYPE_TKIP:
916 /* The uCode has got a bad phase 1 Key, pushes the packet.
917 * Decryption will be done in SW. */
918 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
919 RX_RES_STATUS_BAD_KEY_TTAK)
920 break;
921
922 case RX_RES_STATUS_SEC_TYPE_WEP:
923 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
924 RX_RES_STATUS_BAD_ICV_MIC) {
925 /* bad ICV, the packet is destroyed since the
926 * decryption is inplace, drop it */
927 IWL_DEBUG_RX("Packet destroyed\n");
928 return -1;
929 }
930 case RX_RES_STATUS_SEC_TYPE_CCMP:
931 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
932 RX_RES_STATUS_DECRYPT_OK) {
933 IWL_DEBUG_RX("hw decrypt successfully!!!\n");
934 stats->flag |= RX_FLAG_DECRYPTED;
935 }
936 break;
937
938 default:
939 break;
940 }
941 return 0;
942}
943
944static u32 iwl_translate_rx_status(struct iwl_priv *priv, u32 decrypt_in)
945{
946 u32 decrypt_out = 0;
947
948 if ((decrypt_in & RX_RES_STATUS_STATION_FOUND) ==
949 RX_RES_STATUS_STATION_FOUND)
950 decrypt_out |= (RX_RES_STATUS_STATION_FOUND |
951 RX_RES_STATUS_NO_STATION_INFO_MISMATCH);
952
953 decrypt_out |= (decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK);
954
955 /* packet was not encrypted */
956 if ((decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) ==
957 RX_RES_STATUS_SEC_TYPE_NONE)
958 return decrypt_out;
959
960 /* packet was encrypted with unknown alg */
961 if ((decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) ==
962 RX_RES_STATUS_SEC_TYPE_ERR)
963 return decrypt_out;
964
965 /* decryption was not done in HW */
966 if ((decrypt_in & RX_MPDU_RES_STATUS_DEC_DONE_MSK) !=
967 RX_MPDU_RES_STATUS_DEC_DONE_MSK)
968 return decrypt_out;
969
970 switch (decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) {
971
972 case RX_RES_STATUS_SEC_TYPE_CCMP:
973 /* alg is CCM: check MIC only */
974 if (!(decrypt_in & RX_MPDU_RES_STATUS_MIC_OK))
975 /* Bad MIC */
976 decrypt_out |= RX_RES_STATUS_BAD_ICV_MIC;
977 else
978 decrypt_out |= RX_RES_STATUS_DECRYPT_OK;
979
980 break;
981
982 case RX_RES_STATUS_SEC_TYPE_TKIP:
983 if (!(decrypt_in & RX_MPDU_RES_STATUS_TTAK_OK)) {
984 /* Bad TTAK */
985 decrypt_out |= RX_RES_STATUS_BAD_KEY_TTAK;
986 break;
987 }
988 /* fall through if TTAK OK */
989 default:
990 if (!(decrypt_in & RX_MPDU_RES_STATUS_ICV_OK))
991 decrypt_out |= RX_RES_STATUS_BAD_ICV_MIC;
992 else
993 decrypt_out |= RX_RES_STATUS_DECRYPT_OK;
994 break;
995 };
996
997 IWL_DEBUG_RX("decrypt_in:0x%x decrypt_out = 0x%x\n",
998 decrypt_in, decrypt_out);
999
1000 return decrypt_out;
1001}
1002
4b8817b2 1003static void iwl_pass_packet_to_mac80211(struct iwl_priv *priv,
1781a07f
EG		 1004 int include_phy,
1005 struct iwl_rx_mem_buffer *rxb,
1006 struct ieee80211_rx_status *stats)
1007{
1008 struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
1009 struct iwl4965_rx_phy_res *rx_start = (include_phy) ?
1010 (struct iwl4965_rx_phy_res *)&(pkt->u.raw[0]) : NULL;
1011 struct ieee80211_hdr *hdr;
1012 u16 len;
1013 __le32 *rx_end;
1014 unsigned int skblen;
1015 u32 ampdu_status;
1016 u32 ampdu_status_legacy;
1017
1018 if (!include_phy && priv->last_phy_res[0])
1019 rx_start = (struct iwl4965_rx_phy_res *)&priv->last_phy_res[1];
1020
1021 if (!rx_start) {
1022 IWL_ERROR("MPDU frame without a PHY data\n");
1023 return;
1024 }
1025 if (include_phy) {
1026 hdr = (struct ieee80211_hdr *)((u8 *) &rx_start[1] +
1027 rx_start->cfg_phy_cnt);
1028
1029 len = le16_to_cpu(rx_start->byte_count);
1030
1031 rx_end = (__le32 *) ((u8 *) &pkt->u.raw[0] +
1032 sizeof(struct iwl4965_rx_phy_res) +
1033 rx_start->cfg_phy_cnt + len);
1034
1035 } else {
1036 struct iwl4965_rx_mpdu_res_start *amsdu =
1037 (struct iwl4965_rx_mpdu_res_start *)pkt->u.raw;
1038
1039 hdr = (struct ieee80211_hdr *)(pkt->u.raw +
1040 sizeof(struct iwl4965_rx_mpdu_res_start));
1041 len = le16_to_cpu(amsdu->byte_count);
1042 rx_start->byte_count = amsdu->byte_count;
1043 rx_end = (__le32 *) (((u8 *) hdr) + len);
1044 }
1781a07f
EG		 1045
1046 ampdu_status = le32_to_cpu(*rx_end);
1047 skblen = ((u8 *) rx_end - (u8 *) &pkt->u.raw[0]) + sizeof(u32);
1048
1049 if (!include_phy) {
1050 /* New status scheme, need to translate */
1051 ampdu_status_legacy = ampdu_status;
1052 ampdu_status = iwl_translate_rx_status(priv, ampdu_status);
1053 }
1054
1055 /* start from MAC */
1056 skb_reserve(rxb->skb, (void *)hdr - (void *)pkt);
1057 skb_put(rxb->skb, len); /* end where data ends */
1058
1059 /* We only process data packets if the interface is open */
1060 if (unlikely(!priv->is_open)) {
1061 IWL_DEBUG_DROP_LIMIT
1062 ("Dropping packet while interface is not open.\n");
1063 return;
1064 }
1065
1781a07f
EG		 1066 hdr = (struct ieee80211_hdr *)rxb->skb->data;
1067
1068 /* in case of HW accelerated crypto and bad decryption, drop */
1069 if (!priv->hw_params.sw_crypto &&
1070 iwl_set_decrypted_flag(priv, hdr, ampdu_status, stats))
1071 return;
1072
1073 if (priv->add_radiotap)
1074 iwl_add_radiotap(priv, rxb->skb, rx_start, stats, ampdu_status);
1075
1076 iwl_update_rx_stats(priv, le16_to_cpu(hdr->frame_control), len);
1077 ieee80211_rx_irqsafe(priv->hw, rxb->skb, stats);
1078 priv->alloc_rxb_skb--;
1079 rxb->skb = NULL;
1080}
1081
1082/* Calc max signal level (dBm) among 3 possible receivers */
1083static int iwl_calc_rssi(struct iwl_priv *priv,
1084 struct iwl4965_rx_phy_res *rx_resp)
1085{
1086 /* data from PHY/DSP regarding signal strength, etc.,
1087 * contents are always there, not configurable by host. */
1088 struct iwl4965_rx_non_cfg_phy *ncphy =
1089 (struct iwl4965_rx_non_cfg_phy *)rx_resp->non_cfg_phy;
1090 u32 agc = (le16_to_cpu(ncphy->agc_info) & IWL_AGC_DB_MASK)
1091 >> IWL_AGC_DB_POS;
1092
1093 u32 valid_antennae =
1094 (le16_to_cpu(rx_resp->phy_flags) & RX_PHY_FLAGS_ANTENNAE_MASK)
1095 >> RX_PHY_FLAGS_ANTENNAE_OFFSET;
1096 u8 max_rssi = 0;
1097 u32 i;
1098
1099 /* Find max rssi among 3 possible receivers.
1100 * These values are measured by the digital signal processor (DSP).
1101 * They should stay fairly constant even as the signal strength varies,
1102 * if the radio's automatic gain control (AGC) is working right.
1103 * AGC value (see below) will provide the "interesting" info. */
1104 for (i = 0; i < 3; i++)
1105 if (valid_antennae & (1 << i))
1106 max_rssi = max(ncphy->rssi_info[i << 1], max_rssi);
1107
1108 IWL_DEBUG_STATS("Rssi In A %d B %d C %d Max %d AGC dB %d\n",
1109 ncphy->rssi_info[0], ncphy->rssi_info[2], ncphy->rssi_info[4],
1110 max_rssi, agc);
1111
1112 /* dBm = max_rssi dB - agc dB - constant.
1113 * Higher AGC (higher radio gain) means lower signal. */
1114 return max_rssi - agc - IWL_RSSI_OFFSET;
1115}
1116
1117static void iwl_sta_modify_ps_wake(struct iwl_priv *priv, int sta_id)
1118{
1119 unsigned long flags;
1120
1121 spin_lock_irqsave(&priv->sta_lock, flags);
1122 priv->stations[sta_id].sta.station_flags &= ~STA_FLG_PWR_SAVE_MSK;
1123 priv->stations[sta_id].sta.station_flags_msk = STA_FLG_PWR_SAVE_MSK;
1124 priv->stations[sta_id].sta.sta.modify_mask = 0;
1125 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
1126 spin_unlock_irqrestore(&priv->sta_lock, flags);
1127
1128 iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
1129}
1130
1131static void iwl_update_ps_mode(struct iwl_priv *priv, u16 ps_bit, u8 *addr)
1132{
1133 /* FIXME: need locking over ps_status ??? */
1134 u8 sta_id = iwl_find_station(priv, addr);
1135
1136 if (sta_id != IWL_INVALID_STATION) {
1137 u8 sta_awake = priv->stations[sta_id].
1138 ps_status == STA_PS_STATUS_WAKE;
1139
1140 if (sta_awake && ps_bit)
1141 priv->stations[sta_id].ps_status = STA_PS_STATUS_SLEEP;
1142 else if (!sta_awake && !ps_bit) {
1143 iwl_sta_modify_ps_wake(priv, sta_id);
1144 priv->stations[sta_id].ps_status = STA_PS_STATUS_WAKE;
1145 }
1146 }
1147}
1148
4b8817b2 1149/* This is necessary only for a number of statistics, see the caller. */
1781a07f
EG		 1150static int iwl_is_network_packet(struct iwl_priv *priv,
1151 struct ieee80211_hdr *header)
1152{
1153 /* Filter incoming packets to determine if they are targeted toward
1154 * this network, discarding packets coming from ourselves */
1155 switch (priv->iw_mode) {
1156 case IEEE80211_IF_TYPE_IBSS: /* Header: Dest. | Source | BSSID */
4b8817b2
EG		 1157 /* packets to our IBSS update information */
1158 return !compare_ether_addr(header->addr3, priv->bssid);
1781a07f 1159 case IEEE80211_IF_TYPE_STA: /* Header: Dest. | AP{BSSID} | Source */
4b8817b2
EG		 1160 /* packets to our IBSS update information */
1161 return !compare_ether_addr(header->addr2, priv->bssid);
1781a07f 1162 default:
4b8817b2 1163 return 1;
1781a07f 1164 }
1781a07f
EG		 1165}
1166
1167/* Called for REPLY_RX (legacy ABG frames), or
1168 * REPLY_RX_MPDU_CMD (HT high-throughput N frames). */
1169void iwl_rx_reply_rx(struct iwl_priv *priv,
1170 struct iwl_rx_mem_buffer *rxb)
1171{
1172 struct ieee80211_hdr *header;
1173 struct ieee80211_rx_status rx_status;
1174 struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
1175 /* Use phy data (Rx signal strength, etc.) contained within
1176 * this rx packet for legacy frames,
1177 * or phy data cached from REPLY_RX_PHY_CMD for HT frames. */
1178 int include_phy = (pkt->hdr.cmd == REPLY_RX);
1179 struct iwl4965_rx_phy_res *rx_start = (include_phy) ?
1180 (struct iwl4965_rx_phy_res *)&(pkt->u.raw[0]) :
1181 (struct iwl4965_rx_phy_res *)&priv->last_phy_res[1];
1182 __le32 *rx_end;
1183 unsigned int len = 0;
1184 u16 fc;
1185 u8 network_packet;
1186
1187 rx_status.mactime = le64_to_cpu(rx_start->timestamp);
1188 rx_status.freq =
1189 ieee80211_channel_to_frequency(le16_to_cpu(rx_start->channel));
1190 rx_status.band = (rx_start->phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ?
1191 IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
1192 rx_status.rate_idx =
1193 iwl_hwrate_to_plcp_idx(le32_to_cpu(rx_start->rate_n_flags));
1194 if (rx_status.band == IEEE80211_BAND_5GHZ)
1195 rx_status.rate_idx -= IWL_FIRST_OFDM_RATE;
1196
1197 rx_status.antenna = 0;
1198 rx_status.flag = 0;
2ff75b78 1199 rx_status.flag |= RX_FLAG_TSFT;
1781a07f
EG		 1200
1201 if ((unlikely(rx_start->cfg_phy_cnt > 20))) {
1202 IWL_DEBUG_DROP("dsp size out of range [0,20]: %d/n",
1203 rx_start->cfg_phy_cnt);
1204 return;
1205 }
1206
1207 if (!include_phy) {
1208 if (priv->last_phy_res[0])
1209 rx_start = (struct iwl4965_rx_phy_res *)
1210 &priv->last_phy_res[1];
1211 else
1212 rx_start = NULL;
1213 }
1214
1215 if (!rx_start) {
1216 IWL_ERROR("MPDU frame without a PHY data\n");
1217 return;
1218 }
1219
1220 if (include_phy) {
1221 header = (struct ieee80211_hdr *)((u8 *) &rx_start[1]
1222 + rx_start->cfg_phy_cnt);
1223
1224 len = le16_to_cpu(rx_start->byte_count);
1225 rx_end = (__le32 *)(pkt->u.raw + rx_start->cfg_phy_cnt +
1226 sizeof(struct iwl4965_rx_phy_res) + len);
1227 } else {
1228 struct iwl4965_rx_mpdu_res_start *amsdu =
1229 (struct iwl4965_rx_mpdu_res_start *)pkt->u.raw;
1230
1231 header = (void *)(pkt->u.raw +
1232 sizeof(struct iwl4965_rx_mpdu_res_start));
1233 len = le16_to_cpu(amsdu->byte_count);
1234 rx_end = (__le32 *) (pkt->u.raw +
1235 sizeof(struct iwl4965_rx_mpdu_res_start) + len);
1236 }
1237
1238 if (!(*rx_end & RX_RES_STATUS_NO_CRC32_ERROR) ||
1239 !(*rx_end & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
1240 IWL_DEBUG_RX("Bad CRC or FIFO: 0x%08X.\n",
1241 le32_to_cpu(*rx_end));
1242 return;
1243 }
1244
1245 priv->ucode_beacon_time = le32_to_cpu(rx_start->beacon_time_stamp);
1246
1247 /* Find max signal strength (dBm) among 3 antenna/receiver chains */
1248 rx_status.signal = iwl_calc_rssi(priv, rx_start);
1249
1250 /* Meaningful noise values are available only from beacon statistics,
1251 * which are gathered only when associated, and indicate noise
1252 * only for the associated network channel ...
1253 * Ignore these noise values while scanning (other channels) */
1254 if (iwl_is_associated(priv) &&
1255 !test_bit(STATUS_SCANNING, &priv->status)) {
1256 rx_status.noise = priv->last_rx_noise;
1257 rx_status.qual = iwl_calc_sig_qual(rx_status.signal,
1258 rx_status.noise);
1259 } else {
1260 rx_status.noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
1261 rx_status.qual = iwl_calc_sig_qual(rx_status.signal, 0);
1262 }
1263
1264 /* Reset beacon noise level if not associated. */
1265 if (!iwl_is_associated(priv))
1266 priv->last_rx_noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
1267
1268 /* Set "1" to report good data frames in groups of 100 */
1269 /* FIXME: need to optimze the call: */
1270 iwl_dbg_report_frame(priv, pkt, header, 1);
1271
1272 IWL_DEBUG_STATS_LIMIT("Rssi %d, noise %d, qual %d, TSF %llu\n",
1273 rx_status.signal, rx_status.noise, rx_status.signal,
1274 (unsigned long long)rx_status.mactime);
1275
4b8817b2 1276 /* Take shortcut when only in monitor mode */
1781a07f 1277 if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR) {
4b8817b2 1278 iwl_pass_packet_to_mac80211(priv, include_phy,
1781a07f
EG		 1279 rxb, &rx_status);
1280 return;
1281 }
1282
1283 network_packet = iwl_is_network_packet(priv, header);
1284 if (network_packet) {
1285 priv->last_rx_rssi = rx_status.signal;
1286 priv->last_beacon_time = priv->ucode_beacon_time;
1287 priv->last_tsf = le64_to_cpu(rx_start->timestamp);
1288 }
1289
1290 fc = le16_to_cpu(header->frame_control);
1291 switch (fc & IEEE80211_FCTL_FTYPE) {
1292 case IEEE80211_FTYPE_MGMT:
4b8817b2 1293 case IEEE80211_FTYPE_DATA:
1781a07f
EG		 1294 if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
1295 iwl_update_ps_mode(priv, fc & IEEE80211_FCTL_PM,
1296 header->addr2);
4b8817b2 1297 /* fall through */
1781a07f 1298 default:
4b8817b2
EG		 1299 iwl_pass_packet_to_mac80211(priv, include_phy, rxb,
1300 &rx_status);
1781a07f
EG		 1301 break;
1302
1303 }
1304}
1305EXPORT_SYMBOL(iwl_rx_reply_rx);
1306
1307/* Cache phy data (Rx signal strength, etc) for HT frame (REPLY_RX_PHY_CMD).
1308 * This will be used later in iwl_rx_reply_rx() for REPLY_RX_MPDU_CMD. */
1309void iwl_rx_reply_rx_phy(struct iwl_priv *priv,
1310 struct iwl_rx_mem_buffer *rxb)
1311{
1312 struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
1313 priv->last_phy_res[0] = 1;
1314 memcpy(&priv->last_phy_res[1], &(pkt->u.raw[0]),
1315 sizeof(struct iwl4965_rx_phy_res));
1316}
1317EXPORT_SYMBOL(iwl_rx_reply_rx_phy);
Linux 6.x block layer and io_uring tree(s)