iwlwifi: pcie: remove RSA race workaround
[linux-block.git] / drivers / net / wireless / intel / iwlwifi / mvm / ops.c
CommitLineData
8ca151b5
JB
1/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
51368bf7 8 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
4fb06283 9 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
8ca151b5
JB
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of version 2 of the GNU General Public License as
13 * published by the Free Software Foundation.
14 *
15 * This program is distributed in the hope that it will be useful, but
16 * WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
23 * USA
24 *
25 * The full GNU General Public License is included in this distribution
410dc5aa 26 * in the file called COPYING.
8ca151b5
JB
27 *
28 * Contact Information:
cb2f8277 29 * Intel Linux Wireless <linuxwifi@intel.com>
8ca151b5
JB
30 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
31 *
32 * BSD LICENSE
33 *
51368bf7 34 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
4fb06283 35 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
0db056d3 36 * Copyright(c) 2016 Intel Deutschland GmbH
8ca151b5
JB
37 * All rights reserved.
38 *
39 * Redistribution and use in source and binary forms, with or without
40 * modification, are permitted provided that the following conditions
41 * are met:
42 *
43 * * Redistributions of source code must retain the above copyright
44 * notice, this list of conditions and the following disclaimer.
45 * * Redistributions in binary form must reproduce the above copyright
46 * notice, this list of conditions and the following disclaimer in
47 * the documentation and/or other materials provided with the
48 * distribution.
49 * * Neither the name Intel Corporation nor the names of its
50 * contributors may be used to endorse or promote products derived
51 * from this software without specific prior written permission.
52 *
53 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
54 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
55 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
56 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
57 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
58 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
59 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
60 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
61 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
62 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
63 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
64 *
65 *****************************************************************************/
66#include <linux/module.h>
1bd3cbc1 67#include <linux/vmalloc.h>
8ca151b5
JB
68#include <net/mac80211.h>
69
70#include "iwl-notif-wait.h"
71#include "iwl-trans.h"
72#include "iwl-op-mode.h"
73#include "iwl-fw.h"
74#include "iwl-debug.h"
75#include "iwl-drv.h"
76#include "iwl-modparams.h"
77#include "mvm.h"
78#include "iwl-phy-db.h"
79#include "iwl-eeprom-parse.h"
80#include "iwl-csr.h"
81#include "iwl-io.h"
82#include "iwl-prph.h"
83#include "rs.h"
84#include "fw-api-scan.h"
85#include "time-event.h"
2f89a5d7 86#include "fw-dbg.h"
39bdb17e
SD
87#include "fw-api.h"
88#include "fw-api-scan.h"
8ca151b5 89
8ca151b5 90#define DRV_DESCRIPTION "The new Intel(R) wireless AGN driver for Linux"
8ca151b5 91MODULE_DESCRIPTION(DRV_DESCRIPTION);
8ca151b5
JB
92MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
93MODULE_LICENSE("GPL");
94
95static const struct iwl_op_mode_ops iwl_mvm_ops;
0316d30e 96static const struct iwl_op_mode_ops iwl_mvm_ops_mq;
8ca151b5
JB
97
98struct iwl_mvm_mod_params iwlmvm_mod_params = {
99 .power_scheme = IWL_POWER_SCHEME_BPS,
ce71c2f7 100 .tfd_q_hang_detect = true
8ca151b5
JB
101 /* rest of fields are 0 by default */
102};
103
104module_param_named(init_dbg, iwlmvm_mod_params.init_dbg, bool, S_IRUGO);
105MODULE_PARM_DESC(init_dbg,
106 "set to true to debug an ASSERT in INIT fw (default: false");
107module_param_named(power_scheme, iwlmvm_mod_params.power_scheme, int, S_IRUGO);
108MODULE_PARM_DESC(power_scheme,
109 "power management scheme: 1-active, 2-balanced, 3-low power, default: 2");
ce71c2f7
EG
110module_param_named(tfd_q_hang_detect, iwlmvm_mod_params.tfd_q_hang_detect,
111 bool, S_IRUGO);
112MODULE_PARM_DESC(tfd_q_hang_detect,
113 "TFD queues hang detection (default: true");
8ca151b5
JB
114
115/*
116 * module init and exit functions
117 */
118static int __init iwl_mvm_init(void)
119{
120 int ret;
121
122 ret = iwl_mvm_rate_control_register();
123 if (ret) {
124 pr_err("Unable to register rate control algorithm: %d\n", ret);
125 return ret;
126 }
127
128 ret = iwl_opmode_register("iwlmvm", &iwl_mvm_ops);
129
130 if (ret) {
131 pr_err("Unable to register MVM op_mode: %d\n", ret);
132 iwl_mvm_rate_control_unregister();
133 }
134
135 return ret;
136}
137module_init(iwl_mvm_init);
138
139static void __exit iwl_mvm_exit(void)
140{
141 iwl_opmode_deregister("iwlmvm");
142 iwl_mvm_rate_control_unregister();
143}
144module_exit(iwl_mvm_exit);
145
146static void iwl_mvm_nic_config(struct iwl_op_mode *op_mode)
147{
148 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
149 u8 radio_cfg_type, radio_cfg_step, radio_cfg_dash;
150 u32 reg_val = 0;
a0544272
MH
151 u32 phy_config = iwl_mvm_get_phy_config(mvm);
152
153 radio_cfg_type = (phy_config & FW_PHY_CFG_RADIO_TYPE) >>
154 FW_PHY_CFG_RADIO_TYPE_POS;
155 radio_cfg_step = (phy_config & FW_PHY_CFG_RADIO_STEP) >>
156 FW_PHY_CFG_RADIO_STEP_POS;
157 radio_cfg_dash = (phy_config & FW_PHY_CFG_RADIO_DASH) >>
158 FW_PHY_CFG_RADIO_DASH_POS;
8ca151b5
JB
159
160 /* SKU control */
161 reg_val |= CSR_HW_REV_STEP(mvm->trans->hw_rev) <<
162 CSR_HW_IF_CONFIG_REG_POS_MAC_STEP;
163 reg_val |= CSR_HW_REV_DASH(mvm->trans->hw_rev) <<
164 CSR_HW_IF_CONFIG_REG_POS_MAC_DASH;
165
166 /* radio configuration */
167 reg_val |= radio_cfg_type << CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE;
168 reg_val |= radio_cfg_step << CSR_HW_IF_CONFIG_REG_POS_PHY_STEP;
169 reg_val |= radio_cfg_dash << CSR_HW_IF_CONFIG_REG_POS_PHY_DASH;
170
171 WARN_ON((radio_cfg_type << CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE) &
172 ~CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE);
173
9b1fcc11
LK
174 /*
175 * TODO: Bits 7-8 of CSR in 8000 HW family set the ADC sampling, and
176 * shouldn't be set to any non-zero value. The same is supposed to be
177 * true of the other HW, but unsetting them (such as the 7260) causes
178 * automatic tests to fail on seemingly unrelated errors. Need to
179 * further investigate this, but for now we'll separate cases.
180 */
181 if (mvm->trans->cfg->device_family != IWL_DEVICE_FAMILY_8000)
182 reg_val |= CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI;
8ca151b5 183
e139dc4a
LE
184 iwl_trans_set_bits_mask(mvm->trans, CSR_HW_IF_CONFIG_REG,
185 CSR_HW_IF_CONFIG_REG_MSK_MAC_DASH |
186 CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP |
187 CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE |
188 CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP |
189 CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH |
190 CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI |
191 CSR_HW_IF_CONFIG_REG_BIT_MAC_SI,
192 reg_val);
8ca151b5
JB
193
194 IWL_DEBUG_INFO(mvm, "Radio type=0x%x-0x%x-0x%x\n", radio_cfg_type,
195 radio_cfg_step, radio_cfg_dash);
196
197 /*
198 * W/A : NIC is stuck in a reset state after Early PCIe power off
199 * (PCIe power is lost before PERST# is asserted), causing ME FW
200 * to lose ownership and not being able to obtain it back.
201 */
95411d04 202 if (!mvm->trans->cfg->apmg_not_supported)
3073d8c0
EH
203 iwl_set_bits_mask_prph(mvm->trans, APMG_PS_CTRL_REG,
204 APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS,
205 ~APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS);
8ca151b5
JB
206}
207
c9cb14a6
CRI
208/**
209 * enum iwl_rx_handler_context context for Rx handler
210 * @RX_HANDLER_SYNC : this means that it will be called in the Rx path
211 * which can't acquire mvm->mutex.
212 * @RX_HANDLER_ASYNC_LOCKED : If the handler needs to hold mvm->mutex
213 * (and only in this case!), it should be set as ASYNC. In that case,
214 * it will be called from a worker with mvm->mutex held.
215 * @RX_HANDLER_ASYNC_UNLOCKED : in case the handler needs to lock the
216 * mutex itself, it will be called from a worker without mvm->mutex held.
217 */
218enum iwl_rx_handler_context {
219 RX_HANDLER_SYNC,
220 RX_HANDLER_ASYNC_LOCKED,
221 RX_HANDLER_ASYNC_UNLOCKED,
222};
223
224/**
225 * struct iwl_rx_handlers handler for FW notification
226 * @cmd_id: command id
227 * @context: see &iwl_rx_handler_context
228 * @fn: the function is called when notification is received
229 */
8ca151b5 230struct iwl_rx_handlers {
1230b16b 231 u16 cmd_id;
c9cb14a6 232 enum iwl_rx_handler_context context;
0416841d 233 void (*fn)(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb);
8ca151b5
JB
234};
235
c9cb14a6
CRI
236#define RX_HANDLER(_cmd_id, _fn, _context) \
237 { .cmd_id = _cmd_id, .fn = _fn, .context = _context }
238#define RX_HANDLER_GRP(_grp, _cmd, _fn, _context) \
239 { .cmd_id = WIDE_ID(_grp, _cmd), .fn = _fn, .context = _context }
8ca151b5
JB
240
241/*
242 * Handlers for fw notifications
243 * Convention: RX_HANDLER(CMD_NAME, iwl_mvm_rx_CMD_NAME
244 * This list should be in order of frequency for performance purposes.
245 *
c9cb14a6 246 * The handler can be one from three contexts, see &iwl_rx_handler_context
8ca151b5
JB
247 */
248static const struct iwl_rx_handlers iwl_mvm_rx_handlers[] = {
c9cb14a6
CRI
249 RX_HANDLER(TX_CMD, iwl_mvm_rx_tx_cmd, RX_HANDLER_SYNC),
250 RX_HANDLER(BA_NOTIF, iwl_mvm_rx_ba_notif, RX_HANDLER_SYNC),
251
252 RX_HANDLER(BT_PROFILE_NOTIFICATION, iwl_mvm_rx_bt_coex_notif,
253 RX_HANDLER_ASYNC_LOCKED),
254 RX_HANDLER(BEACON_NOTIFICATION, iwl_mvm_rx_beacon_notif,
255 RX_HANDLER_ASYNC_LOCKED),
256 RX_HANDLER(STATISTICS_NOTIFICATION, iwl_mvm_rx_statistics,
257 RX_HANDLER_ASYNC_LOCKED),
b9fae2d5 258 RX_HANDLER(ANTENNA_COUPLING_NOTIFICATION,
c9cb14a6 259 iwl_mvm_rx_ant_coupling_notif, RX_HANDLER_ASYNC_LOCKED),
f421f9c3 260
3af512d6 261 RX_HANDLER(BA_WINDOW_STATUS_NOTIFICATION_ID,
c9cb14a6 262 iwl_mvm_window_status_notif, RX_HANDLER_SYNC),
3af512d6 263
c9cb14a6
CRI
264 RX_HANDLER(TIME_EVENT_NOTIFICATION, iwl_mvm_rx_time_event_notif,
265 RX_HANDLER_SYNC),
266 RX_HANDLER(MCC_CHUB_UPDATE_CMD, iwl_mvm_rx_chub_update_mcc,
267 RX_HANDLER_ASYNC_LOCKED),
497b49d2 268
c9cb14a6 269 RX_HANDLER(EOSP_NOTIFICATION, iwl_mvm_rx_eosp_notif, RX_HANDLER_SYNC),
3e56eadf 270
e5d74646 271 RX_HANDLER(SCAN_ITERATION_COMPLETE,
c9cb14a6 272 iwl_mvm_rx_lmac_scan_iter_complete_notif, RX_HANDLER_SYNC),
35a000b7 273 RX_HANDLER(SCAN_OFFLOAD_COMPLETE,
c9cb14a6
CRI
274 iwl_mvm_rx_lmac_scan_complete_notif,
275 RX_HANDLER_ASYNC_LOCKED),
6e56f01d 276 RX_HANDLER(MATCH_FOUND_NOTIFICATION, iwl_mvm_rx_scan_match_found,
c9cb14a6 277 RX_HANDLER_SYNC),
d2496221 278 RX_HANDLER(SCAN_COMPLETE_UMAC, iwl_mvm_rx_umac_scan_complete_notif,
c9cb14a6 279 RX_HANDLER_ASYNC_LOCKED),
ee9219b2 280 RX_HANDLER(SCAN_ITERATION_COMPLETE_UMAC,
c9cb14a6 281 iwl_mvm_rx_umac_scan_iter_complete_notif, RX_HANDLER_SYNC),
497b49d2 282
c9cb14a6
CRI
283 RX_HANDLER(CARD_STATE_NOTIFICATION, iwl_mvm_rx_card_state_notif,
284 RX_HANDLER_SYNC),
8ca151b5 285
d64048ed 286 RX_HANDLER(MISSED_BEACONS_NOTIFICATION, iwl_mvm_rx_missed_beacons_notif,
c9cb14a6 287 RX_HANDLER_SYNC),
d64048ed 288
c9cb14a6 289 RX_HANDLER(REPLY_ERROR, iwl_mvm_rx_fw_error, RX_HANDLER_SYNC),
175a70b7 290 RX_HANDLER(PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION,
c9cb14a6
CRI
291 iwl_mvm_power_uapsd_misbehaving_ap_notif, RX_HANDLER_SYNC),
292 RX_HANDLER(DTS_MEASUREMENT_NOTIFICATION, iwl_mvm_temp_notif,
293 RX_HANDLER_ASYNC_LOCKED),
09eef330 294 RX_HANDLER_GRP(PHY_OPS_GROUP, DTS_MEASUREMENT_NOTIF_WIDE,
ec77a33e 295 iwl_mvm_temp_notif, RX_HANDLER_ASYNC_UNLOCKED),
0a3b7119 296 RX_HANDLER_GRP(PHY_OPS_GROUP, CT_KILL_NOTIFICATION,
c9cb14a6 297 iwl_mvm_ct_kill_notif, RX_HANDLER_SYNC),
ea9af24d 298
1d3c3f63 299 RX_HANDLER(TDLS_CHANNEL_SWITCH_NOTIFICATION, iwl_mvm_rx_tdls_notif,
c9cb14a6
CRI
300 RX_HANDLER_ASYNC_LOCKED),
301 RX_HANDLER(MFUART_LOAD_NOTIFICATION, iwl_mvm_rx_mfuart_notif,
302 RX_HANDLER_SYNC),
303 RX_HANDLER(TOF_NOTIFICATION, iwl_mvm_tof_resp_handler,
304 RX_HANDLER_ASYNC_LOCKED),
bdccdb85
GBA
305 RX_HANDLER_GRP(DEBUG_GROUP, MFU_ASSERT_DUMP_NTF,
306 iwl_mvm_mfu_assert_dump_notif, RX_HANDLER_SYNC),
0db056d3 307 RX_HANDLER_GRP(PROT_OFFLOAD_GROUP, STORED_BEACON_NTF,
c9cb14a6 308 iwl_mvm_rx_stored_beacon_notif, RX_HANDLER_SYNC),
f92659a1 309 RX_HANDLER_GRP(DATA_PATH_GROUP, MU_GROUP_MGMT_NOTIF,
c9cb14a6 310 iwl_mvm_mu_mimo_grp_notif, RX_HANDLER_SYNC),
65e25482
JB
311 RX_HANDLER_GRP(DATA_PATH_GROUP, STA_PM_NOTIF,
312 iwl_mvm_sta_pm_notif, RX_HANDLER_SYNC),
8ca151b5
JB
313};
314#undef RX_HANDLER
1230b16b 315#undef RX_HANDLER_GRP
39bdb17e
SD
316
317/* Please keep this array *SORTED* by hex value.
318 * Access is done through binary search
319 */
320static const struct iwl_hcmd_names iwl_mvm_legacy_names[] = {
321 HCMD_NAME(MVM_ALIVE),
322 HCMD_NAME(REPLY_ERROR),
323 HCMD_NAME(ECHO_CMD),
324 HCMD_NAME(INIT_COMPLETE_NOTIF),
325 HCMD_NAME(PHY_CONTEXT_CMD),
326 HCMD_NAME(DBG_CFG),
327 HCMD_NAME(ANTENNA_COUPLING_NOTIFICATION),
328 HCMD_NAME(SCAN_CFG_CMD),
329 HCMD_NAME(SCAN_REQ_UMAC),
330 HCMD_NAME(SCAN_ABORT_UMAC),
331 HCMD_NAME(SCAN_COMPLETE_UMAC),
332 HCMD_NAME(TOF_CMD),
333 HCMD_NAME(TOF_NOTIFICATION),
3af512d6 334 HCMD_NAME(BA_WINDOW_STATUS_NOTIFICATION_ID),
39bdb17e
SD
335 HCMD_NAME(ADD_STA_KEY),
336 HCMD_NAME(ADD_STA),
337 HCMD_NAME(REMOVE_STA),
338 HCMD_NAME(FW_GET_ITEM_CMD),
339 HCMD_NAME(TX_CMD),
340 HCMD_NAME(SCD_QUEUE_CFG),
341 HCMD_NAME(TXPATH_FLUSH),
342 HCMD_NAME(MGMT_MCAST_KEY),
343 HCMD_NAME(WEP_KEY),
344 HCMD_NAME(SHARED_MEM_CFG),
345 HCMD_NAME(TDLS_CHANNEL_SWITCH_CMD),
346 HCMD_NAME(MAC_CONTEXT_CMD),
347 HCMD_NAME(TIME_EVENT_CMD),
348 HCMD_NAME(TIME_EVENT_NOTIFICATION),
349 HCMD_NAME(BINDING_CONTEXT_CMD),
350 HCMD_NAME(TIME_QUOTA_CMD),
351 HCMD_NAME(NON_QOS_TX_COUNTER_CMD),
352 HCMD_NAME(LQ_CMD),
353 HCMD_NAME(FW_PAGING_BLOCK_CMD),
354 HCMD_NAME(SCAN_OFFLOAD_REQUEST_CMD),
355 HCMD_NAME(SCAN_OFFLOAD_ABORT_CMD),
356 HCMD_NAME(HOT_SPOT_CMD),
357 HCMD_NAME(SCAN_OFFLOAD_PROFILES_QUERY_CMD),
358 HCMD_NAME(SCAN_OFFLOAD_HOTSPOTS_CONFIG_CMD),
359 HCMD_NAME(SCAN_OFFLOAD_HOTSPOTS_QUERY_CMD),
360 HCMD_NAME(BT_COEX_UPDATE_SW_BOOST),
361 HCMD_NAME(BT_COEX_UPDATE_CORUN_LUT),
362 HCMD_NAME(BT_COEX_UPDATE_REDUCED_TXP),
363 HCMD_NAME(BT_COEX_CI),
364 HCMD_NAME(PHY_CONFIGURATION_CMD),
365 HCMD_NAME(CALIB_RES_NOTIF_PHY_DB),
176aa60b 366 HCMD_NAME(PHY_DB_CMD),
39bdb17e
SD
367 HCMD_NAME(SCAN_OFFLOAD_COMPLETE),
368 HCMD_NAME(SCAN_OFFLOAD_UPDATE_PROFILES_CMD),
369 HCMD_NAME(SCAN_OFFLOAD_CONFIG_CMD),
370 HCMD_NAME(POWER_TABLE_CMD),
371 HCMD_NAME(PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION),
372 HCMD_NAME(REPLY_THERMAL_MNG_BACKOFF),
373 HCMD_NAME(DC2DC_CONFIG_CMD),
374 HCMD_NAME(NVM_ACCESS_CMD),
375 HCMD_NAME(SET_CALIB_DEFAULT_CMD),
376 HCMD_NAME(BEACON_NOTIFICATION),
377 HCMD_NAME(BEACON_TEMPLATE_CMD),
378 HCMD_NAME(TX_ANT_CONFIGURATION_CMD),
379 HCMD_NAME(BT_CONFIG),
380 HCMD_NAME(STATISTICS_CMD),
381 HCMD_NAME(STATISTICS_NOTIFICATION),
382 HCMD_NAME(EOSP_NOTIFICATION),
383 HCMD_NAME(REDUCE_TX_POWER_CMD),
384 HCMD_NAME(CARD_STATE_CMD),
385 HCMD_NAME(CARD_STATE_NOTIFICATION),
386 HCMD_NAME(MISSED_BEACONS_NOTIFICATION),
387 HCMD_NAME(TDLS_CONFIG_CMD),
388 HCMD_NAME(MAC_PM_POWER_TABLE),
389 HCMD_NAME(TDLS_CHANNEL_SWITCH_NOTIFICATION),
390 HCMD_NAME(MFUART_LOAD_NOTIFICATION),
43413a97 391 HCMD_NAME(RSS_CONFIG_CMD),
39bdb17e
SD
392 HCMD_NAME(SCAN_ITERATION_COMPLETE_UMAC),
393 HCMD_NAME(REPLY_RX_PHY_CMD),
394 HCMD_NAME(REPLY_RX_MPDU_CMD),
395 HCMD_NAME(BA_NOTIF),
396 HCMD_NAME(MCC_UPDATE_CMD),
397 HCMD_NAME(MCC_CHUB_UPDATE_CMD),
398 HCMD_NAME(MARKER_CMD),
399 HCMD_NAME(BT_COEX_PRIO_TABLE),
400 HCMD_NAME(BT_COEX_PROT_ENV),
401 HCMD_NAME(BT_PROFILE_NOTIFICATION),
402 HCMD_NAME(BCAST_FILTER_CMD),
403 HCMD_NAME(MCAST_FILTER_CMD),
404 HCMD_NAME(REPLY_SF_CFG_CMD),
405 HCMD_NAME(REPLY_BEACON_FILTERING_CMD),
406 HCMD_NAME(D3_CONFIG_CMD),
407 HCMD_NAME(PROT_OFFLOAD_CONFIG_CMD),
408 HCMD_NAME(OFFLOADS_QUERY_CMD),
409 HCMD_NAME(REMOTE_WAKE_CONFIG_CMD),
410 HCMD_NAME(MATCH_FOUND_NOTIFICATION),
411 HCMD_NAME(CMD_DTS_MEASUREMENT_TRIGGER),
412 HCMD_NAME(DTS_MEASUREMENT_NOTIFICATION),
413 HCMD_NAME(WOWLAN_PATTERNS),
414 HCMD_NAME(WOWLAN_CONFIGURATION),
415 HCMD_NAME(WOWLAN_TSC_RSC_PARAM),
416 HCMD_NAME(WOWLAN_TKIP_PARAM),
417 HCMD_NAME(WOWLAN_KEK_KCK_MATERIAL),
418 HCMD_NAME(WOWLAN_GET_STATUSES),
419 HCMD_NAME(WOWLAN_TX_POWER_PER_DB),
420 HCMD_NAME(SCAN_ITERATION_COMPLETE),
421 HCMD_NAME(D0I3_END_CMD),
422 HCMD_NAME(LTR_CONFIG),
423 HCMD_NAME(REPLY_DEBUG_CMD),
8ca151b5 424};
39bdb17e 425
5b086414
GBA
426/* Please keep this array *SORTED* by hex value.
427 * Access is done through binary search
428 */
429static const struct iwl_hcmd_names iwl_mvm_system_names[] = {
430 HCMD_NAME(SHARED_MEM_CFG_CMD),
431};
432
03098268
AE
433/* Please keep this array *SORTED* by hex value.
434 * Access is done through binary search
435 */
436static const struct iwl_hcmd_names iwl_mvm_mac_conf_names[] = {
437 HCMD_NAME(LINK_QUALITY_MEASUREMENT_CMD),
438 HCMD_NAME(LINK_QUALITY_MEASUREMENT_COMPLETE_NOTIF),
d3a108a4 439 HCMD_NAME(CHANNEL_SWITCH_NOA_NOTIF),
03098268
AE
440};
441
39bdb17e
SD
442/* Please keep this array *SORTED* by hex value.
443 * Access is done through binary search
444 */
445static const struct iwl_hcmd_names iwl_mvm_phy_names[] = {
446 HCMD_NAME(CMD_DTS_MEASUREMENT_TRIGGER_WIDE),
5c89e7bc 447 HCMD_NAME(CTDP_CONFIG_CMD),
c221daf2 448 HCMD_NAME(TEMP_REPORTING_THRESHOLDS_CMD),
0a3b7119 449 HCMD_NAME(CT_KILL_NOTIFICATION),
39bdb17e
SD
450 HCMD_NAME(DTS_MEASUREMENT_NOTIF_WIDE),
451};
452
e0d8fdec
SS
453/* Please keep this array *SORTED* by hex value.
454 * Access is done through binary search
455 */
456static const struct iwl_hcmd_names iwl_mvm_data_path_names[] = {
ddef2f98 457 HCMD_NAME(DQA_ENABLE_CMD),
e0d8fdec 458 HCMD_NAME(UPDATE_MU_GROUPS_CMD),
94bb4481 459 HCMD_NAME(TRIGGER_RX_QUEUES_NOTIF_CMD),
65e25482 460 HCMD_NAME(STA_PM_NOTIF),
f92659a1 461 HCMD_NAME(MU_GROUP_MGMT_NOTIF),
94bb4481 462 HCMD_NAME(RX_QUEUES_NOTIFICATION),
e0d8fdec
SS
463};
464
bdccdb85
GBA
465/* Please keep this array *SORTED* by hex value.
466 * Access is done through binary search
467 */
468static const struct iwl_hcmd_names iwl_mvm_debug_names[] = {
469 HCMD_NAME(MFU_ASSERT_DUMP_NTF),
470};
471
0db056d3
SS
472/* Please keep this array *SORTED* by hex value.
473 * Access is done through binary search
474 */
475static const struct iwl_hcmd_names iwl_mvm_prot_offload_names[] = {
476 HCMD_NAME(STORED_BEACON_NTF),
477};
478
1f370650
SS
479/* Please keep this array *SORTED* by hex value.
480 * Access is done through binary search
481 */
482static const struct iwl_hcmd_names iwl_mvm_regulatory_and_nvm_names[] = {
483 HCMD_NAME(NVM_ACCESS_COMPLETE),
484};
485
39bdb17e
SD
486static const struct iwl_hcmd_arr iwl_mvm_groups[] = {
487 [LEGACY_GROUP] = HCMD_ARR(iwl_mvm_legacy_names),
488 [LONG_GROUP] = HCMD_ARR(iwl_mvm_legacy_names),
5b086414 489 [SYSTEM_GROUP] = HCMD_ARR(iwl_mvm_system_names),
03098268 490 [MAC_CONF_GROUP] = HCMD_ARR(iwl_mvm_mac_conf_names),
39bdb17e 491 [PHY_OPS_GROUP] = HCMD_ARR(iwl_mvm_phy_names),
e0d8fdec 492 [DATA_PATH_GROUP] = HCMD_ARR(iwl_mvm_data_path_names),
0db056d3 493 [PROT_OFFLOAD_GROUP] = HCMD_ARR(iwl_mvm_prot_offload_names),
1f370650
SS
494 [REGULATORY_AND_NVM_GROUP] =
495 HCMD_ARR(iwl_mvm_regulatory_and_nvm_names),
39bdb17e
SD
496};
497
8ca151b5
JB
498/* this forward declaration can avoid to export the function */
499static void iwl_mvm_async_handlers_wk(struct work_struct *wk);
37577fe2 500static void iwl_mvm_d0i3_exit_work(struct work_struct *wk);
8ca151b5 501
0c0e2c71
IY
502static u32 calc_min_backoff(struct iwl_trans *trans, const struct iwl_cfg *cfg)
503{
504 const struct iwl_pwr_tx_backoff *pwr_tx_backoff = cfg->pwr_tx_backoffs;
505
506 if (!pwr_tx_backoff)
507 return 0;
508
509 while (pwr_tx_backoff->pwr) {
510 if (trans->dflt_pwr_limit >= pwr_tx_backoff->pwr)
511 return pwr_tx_backoff->backoff;
512
513 pwr_tx_backoff++;
514 }
515
516 return 0;
517}
518
4bfa47f3
EG
519static void iwl_mvm_fw_error_dump_wk(struct work_struct *work);
520
d3a108a4
AO
521static void iwl_mvm_tx_unblock_dwork(struct work_struct *work)
522{
523 struct iwl_mvm *mvm =
524 container_of(work, struct iwl_mvm, cs_tx_unblock_dwork.work);
525 struct ieee80211_vif *tx_blocked_vif;
526 struct iwl_mvm_vif *mvmvif;
527
528 mutex_lock(&mvm->mutex);
529
530 tx_blocked_vif =
531 rcu_dereference_protected(mvm->csa_tx_blocked_vif,
532 lockdep_is_held(&mvm->mutex));
533
534 if (!tx_blocked_vif)
535 goto unlock;
536
537 mvmvif = iwl_mvm_vif_from_mac80211(tx_blocked_vif);
538 iwl_mvm_modify_all_sta_disable_tx(mvm, mvmvif, false);
539 RCU_INIT_POINTER(mvm->csa_tx_blocked_vif, NULL);
540unlock:
541 mutex_unlock(&mvm->mutex);
542}
543
8ca151b5
JB
544static struct iwl_op_mode *
545iwl_op_mode_mvm_start(struct iwl_trans *trans, const struct iwl_cfg *cfg,
546 const struct iwl_fw *fw, struct dentry *dbgfs_dir)
547{
548 struct ieee80211_hw *hw;
549 struct iwl_op_mode *op_mode;
550 struct iwl_mvm *mvm;
551 struct iwl_trans_config trans_cfg = {};
552 static const u8 no_reclaim_cmds[] = {
553 TX_CMD,
554 };
555 int err, scan_size;
0c0e2c71 556 u32 min_backoff;
8ca151b5 557
c4d83271
EG
558 /*
559 * We use IWL_MVM_STATION_COUNT to check the validity of the station
560 * index all over the driver - check that its value corresponds to the
561 * array size.
562 */
563 BUILD_BUG_ON(ARRAY_SIZE(mvm->fw_id_to_mac_id) != IWL_MVM_STATION_COUNT);
564
8ca151b5
JB
565 /********************************
566 * 1. Allocating and configuring HW data
567 ********************************/
568 hw = ieee80211_alloc_hw(sizeof(struct iwl_op_mode) +
569 sizeof(struct iwl_mvm),
570 &iwl_mvm_hw_ops);
571 if (!hw)
572 return NULL;
573
745160ee
OG
574 if (cfg->max_rx_agg_size)
575 hw->max_rx_aggregation_subframes = cfg->max_rx_agg_size;
576
77d96730
GG
577 if (cfg->max_tx_agg_size)
578 hw->max_tx_aggregation_subframes = cfg->max_tx_agg_size;
579
8ca151b5 580 op_mode = hw->priv;
8ca151b5
JB
581
582 mvm = IWL_OP_MODE_GET_MVM(op_mode);
583 mvm->dev = trans->dev;
584 mvm->trans = trans;
585 mvm->cfg = cfg;
586 mvm->fw = fw;
587 mvm->hw = hw;
588
0316d30e
JB
589 if (iwl_mvm_has_new_rx_api(mvm)) {
590 op_mode->ops = &iwl_mvm_ops_mq;
25c2b22c 591 trans->rx_mpdu_cmd_hdr_size = sizeof(struct iwl_rx_mpdu_desc);
0316d30e
JB
592 } else {
593 op_mode->ops = &iwl_mvm_ops;
25c2b22c
SS
594 trans->rx_mpdu_cmd_hdr_size =
595 sizeof(struct iwl_rx_mpdu_res_start);
0316d30e
JB
596
597 if (WARN_ON(trans->num_rx_queues > 1))
598 goto out_free;
599 }
600
291aa7c4
EH
601 mvm->restart_fw = iwlwifi_mod_params.restart_fw ? -1 : 0;
602
cf961e16 603 if (!iwl_mvm_is_dqa_supported(mvm)) {
cf961e16 604 mvm->last_agg_queue = mvm->cfg->base_params->num_of_queues - 1;
28d0793e
LK
605
606 if (mvm->cfg->base_params->num_of_queues == 16) {
607 mvm->aux_queue = 11;
608 mvm->first_agg_queue = 12;
609 } else {
610 mvm->aux_queue = 15;
611 mvm->first_agg_queue = 16;
612 }
cf961e16 613 } else {
28d0793e 614 mvm->aux_queue = IWL_MVM_DQA_AUX_QUEUE;
49f71713
SS
615 mvm->probe_queue = IWL_MVM_DQA_AP_PROBE_RESP_QUEUE;
616 mvm->p2p_dev_queue = IWL_MVM_DQA_P2P_DEVICE_QUEUE;
cf961e16
LK
617 mvm->first_agg_queue = IWL_MVM_DQA_MIN_DATA_QUEUE;
618 mvm->last_agg_queue = IWL_MVM_DQA_MAX_DATA_QUEUE;
619 }
1f3b0ff8 620 mvm->sf_state = SF_UNINIT;
1f370650
SS
621 if (iwl_mvm_has_new_tx_api(mvm))
622 mvm->cur_ucode = IWL_UCODE_REGULAR;
623 else
624 mvm->cur_ucode = IWL_UCODE_INIT;
c89e333d 625 mvm->drop_bcn_ap_mode = true;
19e737c9 626
8ca151b5 627 mutex_init(&mvm->mutex);
d15a747f 628 mutex_init(&mvm->d0i3_suspend_mutex);
8ca151b5
JB
629 spin_lock_init(&mvm->async_handlers_lock);
630 INIT_LIST_HEAD(&mvm->time_event_list);
b112889c 631 INIT_LIST_HEAD(&mvm->aux_roc_te_list);
8ca151b5
JB
632 INIT_LIST_HEAD(&mvm->async_handlers_list);
633 spin_lock_init(&mvm->time_event_lock);
4ecafae9 634 spin_lock_init(&mvm->queue_info_lock);
8ca151b5
JB
635
636 INIT_WORK(&mvm->async_handlers_wk, iwl_mvm_async_handlers_wk);
637 INIT_WORK(&mvm->roc_done_wk, iwl_mvm_roc_done_wk);
638 INIT_WORK(&mvm->sta_drained_wk, iwl_mvm_sta_drained_wk);
37577fe2 639 INIT_WORK(&mvm->d0i3_exit_work, iwl_mvm_d0i3_exit_work);
d2709ad7 640 INIT_DELAYED_WORK(&mvm->fw_dump_wk, iwl_mvm_fw_error_dump_wk);
1d3c3f63 641 INIT_DELAYED_WORK(&mvm->tdls_cs.dwork, iwl_mvm_tdls_ch_switch_work);
69e04642 642 INIT_DELAYED_WORK(&mvm->scan_timeout_dwork, iwl_mvm_scan_timeout_wk);
24afba76 643 INIT_WORK(&mvm->add_stream_wk, iwl_mvm_add_new_dqa_stream_wk);
8ca151b5 644
b2492501 645 spin_lock_init(&mvm->d0i3_tx_lock);
576eeee9 646 spin_lock_init(&mvm->refs_lock);
b2492501
AN
647 skb_queue_head_init(&mvm->d0i3_tx);
648 init_waitqueue_head(&mvm->d0i3_exit_waitq);
3a732c65 649 init_waitqueue_head(&mvm->rx_sync_waitq);
b2492501 650
0636b938
SS
651 atomic_set(&mvm->queue_sync_counter, 0);
652
8ca151b5
JB
653 SET_IEEE80211_DEV(mvm->hw, mvm->trans->dev);
654
d3a108a4
AO
655 INIT_DELAYED_WORK(&mvm->cs_tx_unblock_dwork, iwl_mvm_tx_unblock_dwork);
656
8ca151b5
JB
657 /*
658 * Populate the state variables that the transport layer needs
659 * to know about.
660 */
661 trans_cfg.op_mode = op_mode;
662 trans_cfg.no_reclaim_cmds = no_reclaim_cmds;
663 trans_cfg.n_no_reclaim_cmds = ARRAY_SIZE(no_reclaim_cmds);
6c4fbcbc 664 switch (iwlwifi_mod_params.amsdu_size) {
4bdd4dfe 665 case IWL_AMSDU_DEF:
6c4fbcbc
EG
666 case IWL_AMSDU_4K:
667 trans_cfg.rx_buf_size = IWL_AMSDU_4K;
668 break;
669 case IWL_AMSDU_8K:
670 trans_cfg.rx_buf_size = IWL_AMSDU_8K;
671 break;
672 case IWL_AMSDU_12K:
673 trans_cfg.rx_buf_size = IWL_AMSDU_12K;
674 break;
675 default:
676 pr_err("%s: Unsupported amsdu_size: %d\n", KBUILD_MODNAME,
677 iwlwifi_mod_params.amsdu_size);
678 trans_cfg.rx_buf_size = IWL_AMSDU_4K;
679 }
4bdd4dfe
EG
680
681 /* the hardware splits the A-MSDU */
682 if (mvm->cfg->mq_rx_supported)
683 trans_cfg.rx_buf_size = IWL_AMSDU_4K;
8ca151b5 684
4b87e5af
LC
685 trans->wide_cmd_header = true;
686 trans_cfg.bc_table_dword = true;
8ca151b5 687
39bdb17e
SD
688 trans_cfg.command_groups = iwl_mvm_groups;
689 trans_cfg.command_groups_size = ARRAY_SIZE(iwl_mvm_groups);
8ca151b5 690
097129c9
LK
691 if (iwl_mvm_is_dqa_supported(mvm))
692 trans_cfg.cmd_queue = IWL_MVM_DQA_CMD_QUEUE;
693 else
694 trans_cfg.cmd_queue = IWL_MVM_CMD_QUEUE;
b2d81db7 695 trans_cfg.cmd_fifo = IWL_MVM_TX_FIFO_CMD;
3a736bcb 696 trans_cfg.scd_set_active = true;
8ca151b5 697
21cb3222
JB
698 trans_cfg.cb_data_offs = offsetof(struct ieee80211_tx_info,
699 driver_data[2]);
700
b4821767 701 trans_cfg.sdio_adma_addr = fw->sdio_adma_addr;
41837ca9 702 trans_cfg.sw_csum_tx = IWL_MVM_SW_TX_CSUM_OFFLOAD;
b4821767 703
4cf677fd
EG
704 /* Set a short watchdog for the command queue */
705 trans_cfg.cmd_q_wdg_timeout =
5d42e7b2 706 iwl_mvm_get_wd_timeout(mvm, NULL, false, true);
4cf677fd 707
8ca151b5
JB
708 snprintf(mvm->hw->wiphy->fw_version,
709 sizeof(mvm->hw->wiphy->fw_version),
710 "%s", fw->fw_version);
711
712 /* Configure transport layer */
713 iwl_trans_configure(mvm->trans, &trans_cfg);
714
715 trans->rx_mpdu_cmd = REPLY_RX_MPDU_CMD;
09e350f7
LK
716 trans->dbg_dest_tlv = mvm->fw->dbg_dest_tlv;
717 trans->dbg_dest_reg_num = mvm->fw->dbg_dest_reg_num;
718 memcpy(trans->dbg_conf_tlv, mvm->fw->dbg_conf_tlv,
719 sizeof(trans->dbg_conf_tlv));
d2709ad7 720 trans->dbg_trigger_tlv = mvm->fw->dbg_trigger_tlv;
8ca151b5
JB
721
722 /* set up notification wait support */
723 iwl_notification_wait_init(&mvm->notif_wait);
724
725 /* Init phy db */
726 mvm->phy_db = iwl_phy_db_init(trans);
727 if (!mvm->phy_db) {
728 IWL_ERR(mvm, "Cannot init phy_db\n");
729 goto out_free;
730 }
731
732 IWL_INFO(mvm, "Detected %s, REV=0x%X\n",
733 mvm->cfg->name, mvm->trans->hw_rev);
734
4fb06283 735 if (iwlwifi_mod_params.nvm_file)
e02a9d60 736 mvm->nvm_file_name = iwlwifi_mod_params.nvm_file;
4fb06283
EH
737 else
738 IWL_DEBUG_EEPROM(mvm->trans->dev,
739 "working without external nvm file\n");
9ee718aa 740
56f2929b
SS
741 err = iwl_trans_start_hw(mvm->trans);
742 if (err)
14b485f0
EH
743 goto out_free;
744
56f2929b
SS
745 mutex_lock(&mvm->mutex);
746 iwl_mvm_ref(mvm, IWL_MVM_REF_INIT_UCODE);
1f370650
SS
747 if (iwl_mvm_has_new_tx_api(mvm))
748 err = iwl_run_unified_mvm_ucode(mvm, true);
749 else
750 err = iwl_run_init_mvm_ucode(mvm, true);
56f2929b
SS
751 if (!err || !iwlmvm_mod_params.init_dbg)
752 iwl_mvm_stop_device(mvm);
753 iwl_mvm_unref(mvm, IWL_MVM_REF_INIT_UCODE);
754 mutex_unlock(&mvm->mutex);
755 /* returns 0 if successful, 1 if success but in rfkill */
756 if (err < 0 && !iwlmvm_mod_params.init_dbg) {
757 IWL_ERR(mvm, "Failed to run INIT ucode: %d\n", err);
758 goto out_free;
8ca151b5
JB
759 }
760
d2496221 761 scan_size = iwl_mvm_scan_size(mvm);
fb98be5e 762
8ca151b5
JB
763 mvm->scan_cmd = kmalloc(scan_size, GFP_KERNEL);
764 if (!mvm->scan_cmd)
765 goto out_free;
766
5a4b2afa
HD
767 /* Set EBS as successful as long as not stated otherwise by the FW. */
768 mvm->last_ebs_successful = true;
769
8ca151b5
JB
770 err = iwl_mvm_mac_setup_register(mvm);
771 if (err)
772 goto out_free;
1f370650 773 mvm->hw_registered = true;
8ca151b5 774
04ddc2aa
CRI
775 min_backoff = calc_min_backoff(trans, cfg);
776 iwl_mvm_thermal_initialize(mvm, min_backoff);
777
8ca151b5
JB
778 err = iwl_mvm_dbgfs_register(mvm, dbgfs_dir);
779 if (err)
780 goto out_unregister;
781
3848ab66
MG
782 memset(&mvm->rx_stats, 0, sizeof(struct mvm_statistics_rx));
783
33c85ead
LC
784 /* The transport always starts with a taken reference, we can
785 * release it now if d0i3 is supported */
786 if (iwl_mvm_is_d0i3_supported(mvm))
787 iwl_trans_unref(mvm->trans);
7498cf4c 788
ce792918
GG
789 iwl_mvm_tof_init(mvm);
790
8ca151b5
JB
791 return op_mode;
792
793 out_unregister:
794 ieee80211_unregister_hw(mvm->hw);
1f370650 795 mvm->hw_registered = false;
91b0d119 796 iwl_mvm_leds_exit(mvm);
c221daf2 797 iwl_mvm_thermal_exit(mvm);
8ca151b5 798 out_free:
dbf73d4a 799 flush_delayed_work(&mvm->fw_dump_wk);
8ca151b5
JB
800 iwl_phy_db_free(mvm->phy_db);
801 kfree(mvm->scan_cmd);
56f2929b
SS
802 iwl_trans_op_mode_leave(trans);
803
8ca151b5
JB
804 ieee80211_free_hw(mvm->hw);
805 return NULL;
806}
807
808static void iwl_op_mode_mvm_stop(struct iwl_op_mode *op_mode)
809{
810 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
811 int i;
812
e27deb45
LC
813 /* If d0i3 is supported, we have released the reference that
814 * the transport started with, so we should take it back now
815 * that we are leaving.
816 */
817 if (iwl_mvm_is_d0i3_supported(mvm))
818 iwl_trans_ref(mvm->trans);
819
8ca151b5
JB
820 iwl_mvm_leds_exit(mvm);
821
c221daf2 822 iwl_mvm_thermal_exit(mvm);
9ee718aa 823
8ca151b5
JB
824 ieee80211_unregister_hw(mvm->hw);
825
826 kfree(mvm->scan_cmd);
e59647ea
EP
827 kfree(mvm->mcast_filter_cmd);
828 mvm->mcast_filter_cmd = NULL;
8ca151b5 829
afc66bb7
JB
830#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_IWLWIFI_DEBUGFS)
831 kfree(mvm->d3_resume_sram);
832#endif
833
a4082843 834 iwl_trans_op_mode_leave(mvm->trans);
8ca151b5
JB
835
836 iwl_phy_db_free(mvm->phy_db);
837 mvm->phy_db = NULL;
838
8ca151b5 839 iwl_free_nvm_data(mvm->nvm_data);
ae2b21b0 840 for (i = 0; i < NVM_MAX_NUM_SECTIONS; i++)
8ca151b5
JB
841 kfree(mvm->nvm_sections[i].data);
842
ce792918
GG
843 iwl_mvm_tof_clean(mvm);
844
a2a57a35
EG
845 mutex_destroy(&mvm->mutex);
846 mutex_destroy(&mvm->d0i3_suspend_mutex);
847
8ca151b5
JB
848 ieee80211_free_hw(mvm->hw);
849}
850
851struct iwl_async_handler_entry {
852 struct list_head list;
853 struct iwl_rx_cmd_buffer rxb;
c9cb14a6 854 enum iwl_rx_handler_context context;
0416841d 855 void (*fn)(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb);
8ca151b5
JB
856};
857
858void iwl_mvm_async_handlers_purge(struct iwl_mvm *mvm)
859{
860 struct iwl_async_handler_entry *entry, *tmp;
861
862 spin_lock_bh(&mvm->async_handlers_lock);
863 list_for_each_entry_safe(entry, tmp, &mvm->async_handlers_list, list) {
864 iwl_free_rxb(&entry->rxb);
865 list_del(&entry->list);
866 kfree(entry);
867 }
868 spin_unlock_bh(&mvm->async_handlers_lock);
869}
870
871static void iwl_mvm_async_handlers_wk(struct work_struct *wk)
872{
873 struct iwl_mvm *mvm =
874 container_of(wk, struct iwl_mvm, async_handlers_wk);
875 struct iwl_async_handler_entry *entry, *tmp;
8098203f 876 LIST_HEAD(local_list);
8ca151b5
JB
877
878 /* Ensure that we are not in stop flow (check iwl_mvm_mac_stop) */
8ca151b5
JB
879
880 /*
881 * Sync with Rx path with a lock. Remove all the entries from this list,
882 * add them to a local one (lock free), and then handle them.
883 */
884 spin_lock_bh(&mvm->async_handlers_lock);
885 list_splice_init(&mvm->async_handlers_list, &local_list);
886 spin_unlock_bh(&mvm->async_handlers_lock);
887
888 list_for_each_entry_safe(entry, tmp, &local_list, list) {
c9cb14a6
CRI
889 if (entry->context == RX_HANDLER_ASYNC_LOCKED)
890 mutex_lock(&mvm->mutex);
0416841d 891 entry->fn(mvm, &entry->rxb);
8ca151b5
JB
892 iwl_free_rxb(&entry->rxb);
893 list_del(&entry->list);
c9cb14a6
CRI
894 if (entry->context == RX_HANDLER_ASYNC_LOCKED)
895 mutex_unlock(&mvm->mutex);
8ca151b5
JB
896 kfree(entry);
897 }
8ca151b5
JB
898}
899
917f39bb
EG
900static inline void iwl_mvm_rx_check_trigger(struct iwl_mvm *mvm,
901 struct iwl_rx_packet *pkt)
902{
903 struct iwl_fw_dbg_trigger_tlv *trig;
904 struct iwl_fw_dbg_trigger_cmd *cmds_trig;
917f39bb
EG
905 int i;
906
907 if (!iwl_fw_dbg_trigger_enabled(mvm->fw, FW_DBG_TRIGGER_FW_NOTIF))
908 return;
909
910 trig = iwl_fw_dbg_get_trigger(mvm->fw, FW_DBG_TRIGGER_FW_NOTIF);
911 cmds_trig = (void *)trig->data;
912
913 if (!iwl_fw_dbg_trigger_check_stop(mvm, NULL, trig))
914 return;
915
916 for (i = 0; i < ARRAY_SIZE(cmds_trig->cmds); i++) {
917 /* don't collect on CMD 0 */
918 if (!cmds_trig->cmds[i].cmd_id)
919 break;
920
0ab66e6d
SS
921 if (cmds_trig->cmds[i].cmd_id != pkt->hdr.cmd ||
922 cmds_trig->cmds[i].group_id != pkt->hdr.group_id)
917f39bb
EG
923 continue;
924
5d4f929e 925 iwl_mvm_fw_dbg_collect_trig(mvm, trig,
0ab66e6d
SS
926 "CMD 0x%02x.%02x received",
927 pkt->hdr.group_id, pkt->hdr.cmd);
917f39bb
EG
928 break;
929 }
930}
931
0316d30e
JB
932static void iwl_mvm_rx_common(struct iwl_mvm *mvm,
933 struct iwl_rx_cmd_buffer *rxb,
934 struct iwl_rx_packet *pkt)
8ca151b5 935{
0316d30e 936 int i;
1738d60b 937
917f39bb
EG
938 iwl_mvm_rx_check_trigger(mvm, pkt);
939
8ca151b5
JB
940 /*
941 * Do the notification wait before RX handlers so
942 * even if the RX handler consumes the RXB we have
943 * access to it in the notification wait entry.
944 */
945 iwl_notification_wait_notify(&mvm->notif_wait, pkt);
946
947 for (i = 0; i < ARRAY_SIZE(iwl_mvm_rx_handlers); i++) {
948 const struct iwl_rx_handlers *rx_h = &iwl_mvm_rx_handlers[i];
36eed56a
EG
949 struct iwl_async_handler_entry *entry;
950
1230b16b 951 if (rx_h->cmd_id != WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd))
36eed56a
EG
952 continue;
953
c9cb14a6 954 if (rx_h->context == RX_HANDLER_SYNC) {
0416841d 955 rx_h->fn(mvm, rxb);
f7e6469f 956 return;
0416841d 957 }
36eed56a
EG
958
959 entry = kzalloc(sizeof(*entry), GFP_ATOMIC);
960 /* we can't do much... */
961 if (!entry)
f7e6469f 962 return;
36eed56a
EG
963
964 entry->rxb._page = rxb_steal_page(rxb);
965 entry->rxb._offset = rxb->_offset;
966 entry->rxb._rx_page_order = rxb->_rx_page_order;
967 entry->fn = rx_h->fn;
c9cb14a6 968 entry->context = rx_h->context;
36eed56a
EG
969 spin_lock(&mvm->async_handlers_lock);
970 list_add_tail(&entry->list, &mvm->async_handlers_list);
971 spin_unlock(&mvm->async_handlers_lock);
972 schedule_work(&mvm->async_handlers_wk);
973 break;
8ca151b5 974 }
8ca151b5
JB
975}
976
0316d30e
JB
977static void iwl_mvm_rx(struct iwl_op_mode *op_mode,
978 struct napi_struct *napi,
979 struct iwl_rx_cmd_buffer *rxb)
980{
981 struct iwl_rx_packet *pkt = rxb_addr(rxb);
982 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
61b0f5d7 983 u16 cmd = WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd);
0316d30e 984
61b0f5d7 985 if (likely(cmd == WIDE_ID(LEGACY_GROUP, REPLY_RX_MPDU_CMD)))
0316d30e 986 iwl_mvm_rx_rx_mpdu(mvm, napi, rxb);
61b0f5d7 987 else if (cmd == WIDE_ID(LEGACY_GROUP, REPLY_RX_PHY_CMD))
0316d30e
JB
988 iwl_mvm_rx_rx_phy_cmd(mvm, rxb);
989 else
990 iwl_mvm_rx_common(mvm, rxb, pkt);
991}
992
993static void iwl_mvm_rx_mq(struct iwl_op_mode *op_mode,
994 struct napi_struct *napi,
995 struct iwl_rx_cmd_buffer *rxb)
996{
997 struct iwl_rx_packet *pkt = rxb_addr(rxb);
998 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
61b0f5d7 999 u16 cmd = WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd);
0316d30e 1000
61b0f5d7 1001 if (likely(cmd == WIDE_ID(LEGACY_GROUP, REPLY_RX_MPDU_CMD)))
780e87c2 1002 iwl_mvm_rx_mpdu_mq(mvm, napi, rxb, 0);
61b0f5d7
JB
1003 else if (unlikely(cmd == WIDE_ID(DATA_PATH_GROUP,
1004 RX_QUEUES_NOTIFICATION)))
94bb4481 1005 iwl_mvm_rx_queue_notif(mvm, rxb, 0);
61b0f5d7 1006 else if (cmd == WIDE_ID(LEGACY_GROUP, FRAME_RELEASE))
58035432 1007 iwl_mvm_rx_frame_release(mvm, napi, rxb, 0);
0316d30e
JB
1008 else
1009 iwl_mvm_rx_common(mvm, rxb, pkt);
1010}
1011
b4f7a9d1 1012void iwl_mvm_stop_mac_queues(struct iwl_mvm *mvm, unsigned long mq)
8ca151b5 1013{
4ecafae9 1014 int q;
8ca151b5 1015
4ecafae9 1016 if (WARN_ON_ONCE(!mq))
8ca151b5 1017 return;
8ca151b5 1018
4ecafae9
LK
1019 for_each_set_bit(q, &mq, IEEE80211_MAX_QUEUES) {
1020 if (atomic_inc_return(&mvm->mac80211_queue_stop_count[q]) > 1) {
1021 IWL_DEBUG_TX_QUEUES(mvm,
b4f7a9d1 1022 "mac80211 %d already stopped\n", q);
4ecafae9
LK
1023 continue;
1024 }
1025
1026 ieee80211_stop_queue(mvm->hw, q);
1027 }
8ca151b5
JB
1028}
1029
156f92f2
EG
1030static void iwl_mvm_async_cb(struct iwl_op_mode *op_mode,
1031 const struct iwl_device_cmd *cmd)
1032{
1033 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1034
1035 /*
1036 * For now, we only set the CMD_WANT_ASYNC_CALLBACK for ADD_STA
1037 * commands that need to block the Tx queues.
1038 */
1039 iwl_trans_block_txq_ptrs(mvm->trans, false);
1040}
1041
b4f7a9d1 1042static void iwl_mvm_stop_sw_queue(struct iwl_op_mode *op_mode, int hw_queue)
8ca151b5
JB
1043{
1044 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
4ecafae9 1045 unsigned long mq;
8ca151b5 1046
4ecafae9 1047 spin_lock_bh(&mvm->queue_info_lock);
b4f7a9d1 1048 mq = mvm->queue_info[hw_queue].hw_queue_to_mac80211;
4ecafae9 1049 spin_unlock_bh(&mvm->queue_info_lock);
8ca151b5 1050
b4f7a9d1
LK
1051 iwl_mvm_stop_mac_queues(mvm, mq);
1052}
1053
1054void iwl_mvm_start_mac_queues(struct iwl_mvm *mvm, unsigned long mq)
1055{
1056 int q;
1057
4ecafae9 1058 if (WARN_ON_ONCE(!mq))
8ca151b5 1059 return;
8ca151b5 1060
4ecafae9
LK
1061 for_each_set_bit(q, &mq, IEEE80211_MAX_QUEUES) {
1062 if (atomic_dec_return(&mvm->mac80211_queue_stop_count[q]) > 0) {
1063 IWL_DEBUG_TX_QUEUES(mvm,
b4f7a9d1 1064 "mac80211 %d still stopped\n", q);
4ecafae9
LK
1065 continue;
1066 }
1067
1068 ieee80211_wake_queue(mvm->hw, q);
1069 }
8ca151b5
JB
1070}
1071
b4f7a9d1
LK
1072static void iwl_mvm_wake_sw_queue(struct iwl_op_mode *op_mode, int hw_queue)
1073{
1074 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1075 unsigned long mq;
1076
1077 spin_lock_bh(&mvm->queue_info_lock);
1078 mq = mvm->queue_info[hw_queue].hw_queue_to_mac80211;
1079 spin_unlock_bh(&mvm->queue_info_lock);
1080
1081 iwl_mvm_start_mac_queues(mvm, mq);
1082}
1083
9ee718aa
EL
1084void iwl_mvm_set_hw_ctkill_state(struct iwl_mvm *mvm, bool state)
1085{
1086 if (state)
1087 set_bit(IWL_MVM_STATUS_HW_CTKILL, &mvm->status);
1088 else
1089 clear_bit(IWL_MVM_STATUS_HW_CTKILL, &mvm->status);
1090
1091 wiphy_rfkill_set_hw_state(mvm->hw->wiphy, iwl_mvm_is_radio_killed(mvm));
1092}
1093
14cfca71 1094static bool iwl_mvm_set_hw_rfkill_state(struct iwl_op_mode *op_mode, bool state)
8ca151b5
JB
1095{
1096 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
31b8b343 1097 bool calibrating = ACCESS_ONCE(mvm->calibrating);
8ca151b5
JB
1098
1099 if (state)
1100 set_bit(IWL_MVM_STATUS_HW_RFKILL, &mvm->status);
1101 else
1102 clear_bit(IWL_MVM_STATUS_HW_RFKILL, &mvm->status);
1103
9ee718aa 1104 wiphy_rfkill_set_hw_state(mvm->hw->wiphy, iwl_mvm_is_radio_killed(mvm));
14cfca71 1105
31b8b343
EG
1106 /* iwl_run_init_mvm_ucode is waiting for results, abort it */
1107 if (calibrating)
1108 iwl_abort_notification_waits(&mvm->notif_wait);
1109
1110 /*
1111 * Stop the device if we run OPERATIONAL firmware or if we are in the
1112 * middle of the calibrations.
1113 */
1114 return state && (mvm->cur_ucode != IWL_UCODE_INIT || calibrating);
8ca151b5
JB
1115}
1116
1117static void iwl_mvm_free_skb(struct iwl_op_mode *op_mode, struct sk_buff *skb)
1118{
1119 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1120 struct ieee80211_tx_info *info;
1121
1122 info = IEEE80211_SKB_CB(skb);
1123 iwl_trans_free_tx_cmd(mvm->trans, info->driver_data[1]);
1124 ieee80211_free_txskb(mvm->hw, skb);
1125}
1126
ac1ed416
JB
1127struct iwl_mvm_reprobe {
1128 struct device *dev;
1129 struct work_struct work;
1130};
1131
1132static void iwl_mvm_reprobe_wk(struct work_struct *wk)
1133{
1134 struct iwl_mvm_reprobe *reprobe;
1135
1136 reprobe = container_of(wk, struct iwl_mvm_reprobe, work);
1137 if (device_reprobe(reprobe->dev))
1138 dev_err(reprobe->dev, "reprobe failed!\n");
1139 kfree(reprobe);
1140 module_put(THIS_MODULE);
1141}
1142
4bfa47f3
EG
1143static void iwl_mvm_fw_error_dump_wk(struct work_struct *work)
1144{
1145 struct iwl_mvm *mvm =
d2709ad7 1146 container_of(work, struct iwl_mvm, fw_dump_wk.work);
4bfa47f3 1147
fb2380a2
LK
1148 if (iwl_mvm_ref_sync(mvm, IWL_MVM_REF_FW_DBG_COLLECT))
1149 return;
1150
4bfa47f3 1151 mutex_lock(&mvm->mutex);
145d90b6
EG
1152
1153 /* stop recording */
1154 if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_7000) {
1155 iwl_set_bits_prph(mvm->trans, MON_BUFF_SAMPLE_CTL, 0x100);
1156 } else {
1157 iwl_write_prph(mvm->trans, DBGC_IN_SAMPLE, 0);
1158 /* wait before we collect the data till the DBGC stop */
1159 udelay(100);
1160 }
1161
4bfa47f3 1162 iwl_mvm_fw_error_dump(mvm);
e66e0b70
EG
1163
1164 /* start recording again if the firmware is not crashed */
1165 WARN_ON_ONCE((!test_bit(STATUS_FW_ERROR, &mvm->trans->status)) &&
9beda940
EG
1166 mvm->fw->dbg_dest_tlv &&
1167 iwl_mvm_start_fw_dbg_conf(mvm, mvm->fw_dbg_conf));
e66e0b70 1168
4bfa47f3 1169 mutex_unlock(&mvm->mutex);
fb2380a2
LK
1170
1171 iwl_mvm_unref(mvm, IWL_MVM_REF_FW_DBG_COLLECT);
4bfa47f3
EG
1172}
1173
b08c1d97 1174void iwl_mvm_nic_restart(struct iwl_mvm *mvm, bool fw_error)
8ca151b5 1175{
8ca151b5
JB
1176 iwl_abort_notification_waits(&mvm->notif_wait);
1177
992f81fc
DS
1178 /*
1179 * This is a bit racy, but worst case we tell mac80211 about
1180 * a stopped/aborted scan when that was already done which
1181 * is not a problem. It is necessary to abort any os scan
1182 * here because mac80211 requires having the scan cleared
1183 * before restarting.
1184 * We'll reset the scan_status to NONE in restart cleanup in
1185 * the next start() call from mac80211. If restart isn't called
1186 * (no fw restart) scan status will stay busy.
1187 */
4ffb3650 1188 iwl_mvm_report_scan_aborted(mvm);
992f81fc 1189
8ca151b5
JB
1190 /*
1191 * If we're restarting already, don't cycle restarts.
1192 * If INIT fw asserted, it will likely fail again.
1193 * If WoWLAN fw asserted, don't restart either, mac80211
1194 * can't recover this since we're already half suspended.
1195 */
60f1071c 1196 if (!mvm->restart_fw && fw_error) {
36fb9017
OG
1197 iwl_mvm_fw_dbg_collect_desc(mvm, &iwl_mvm_dump_desc_assert,
1198 NULL);
60f1071c
LC
1199 } else if (test_and_set_bit(IWL_MVM_STATUS_IN_HW_RESTART,
1200 &mvm->status)) {
ac1ed416
JB
1201 struct iwl_mvm_reprobe *reprobe;
1202
1203 IWL_ERR(mvm,
1204 "Firmware error during reconfiguration - reprobe!\n");
1205
1206 /*
1207 * get a module reference to avoid doing this while unloading
1208 * anyway and to avoid scheduling a work with code that's
1209 * being removed.
1210 */
1211 if (!try_module_get(THIS_MODULE)) {
1212 IWL_ERR(mvm, "Module is being unloaded - abort\n");
1213 return;
1214 }
1215
1216 reprobe = kzalloc(sizeof(*reprobe), GFP_ATOMIC);
1217 if (!reprobe) {
1218 module_put(THIS_MODULE);
1219 return;
1220 }
1221 reprobe->dev = mvm->trans->dev;
1222 INIT_WORK(&reprobe->work, iwl_mvm_reprobe_wk);
1223 schedule_work(&reprobe->work);
1f370650
SS
1224 } else if (mvm->cur_ucode == IWL_UCODE_REGULAR &&
1225 mvm->hw_registered) {
7498cf4c
EP
1226 /* don't let the transport/FW power down */
1227 iwl_mvm_ref(mvm, IWL_MVM_REF_UCODE_DOWN);
1228
b08c1d97 1229 if (fw_error && mvm->restart_fw > 0)
291aa7c4 1230 mvm->restart_fw--;
8ca151b5
JB
1231 ieee80211_restart_hw(mvm->hw);
1232 }
1233}
1234
715c998f
EG
1235static void iwl_mvm_nic_error(struct iwl_op_mode *op_mode)
1236{
1237 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1238
1239 iwl_mvm_dump_nic_error_log(mvm);
1bd3cbc1 1240
b08c1d97 1241 iwl_mvm_nic_restart(mvm, true);
715c998f
EG
1242}
1243
8ca151b5
JB
1244static void iwl_mvm_cmd_queue_full(struct iwl_op_mode *op_mode)
1245{
715c998f
EG
1246 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1247
8ca151b5 1248 WARN_ON(1);
b08c1d97 1249 iwl_mvm_nic_restart(mvm, true);
8ca151b5
JB
1250}
1251
37577fe2
EP
1252struct iwl_d0i3_iter_data {
1253 struct iwl_mvm *mvm;
a3f7ba5c 1254 struct ieee80211_vif *connected_vif;
37577fe2
EP
1255 u8 ap_sta_id;
1256 u8 vif_count;
b2492501
AN
1257 u8 offloading_tid;
1258 bool disable_offloading;
37577fe2
EP
1259};
1260
b2492501
AN
1261static bool iwl_mvm_disallow_offloading(struct iwl_mvm *mvm,
1262 struct ieee80211_vif *vif,
1263 struct iwl_d0i3_iter_data *iter_data)
1264{
1265 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
b2492501
AN
1266 struct iwl_mvm_sta *mvmsta;
1267 u32 available_tids = 0;
1268 u8 tid;
1269
1270 if (WARN_ON(vif->type != NL80211_IFTYPE_STATION ||
0ae98812 1271 mvmvif->ap_sta_id == IWL_MVM_INVALID_STA))
b2492501
AN
1272 return false;
1273
13303c0f
SS
1274 mvmsta = iwl_mvm_sta_from_staid_rcu(mvm, mvmvif->ap_sta_id);
1275 if (!mvmsta)
b2492501
AN
1276 return false;
1277
b2492501
AN
1278 spin_lock_bh(&mvmsta->lock);
1279 for (tid = 0; tid < IWL_MAX_TID_COUNT; tid++) {
1280 struct iwl_mvm_tid_data *tid_data = &mvmsta->tid_data[tid];
1281
1282 /*
1283 * in case of pending tx packets, don't use this tid
1284 * for offloading in order to prevent reuse of the same
1285 * qos seq counters.
1286 */
1287 if (iwl_mvm_tid_queued(tid_data))
1288 continue;
1289
1290 if (tid_data->state != IWL_AGG_OFF)
1291 continue;
1292
1293 available_tids |= BIT(tid);
1294 }
1295 spin_unlock_bh(&mvmsta->lock);
1296
1297 /*
1298 * disallow protocol offloading if we have no available tid
1299 * (with no pending frames and no active aggregation,
1300 * as we don't handle "holes" properly - the scheduler needs the
1301 * frame's seq number and TFD index to match)
1302 */
1303 if (!available_tids)
1304 return true;
1305
1306 /* for simplicity, just use the first available tid */
1307 iter_data->offloading_tid = ffs(available_tids) - 1;
1308 return false;
1309}
1310
d6230972
EP
1311static void iwl_mvm_enter_d0i3_iterator(void *_data, u8 *mac,
1312 struct ieee80211_vif *vif)
1313{
37577fe2
EP
1314 struct iwl_d0i3_iter_data *data = _data;
1315 struct iwl_mvm *mvm = data->mvm;
1316 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
d6230972
EP
1317 u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE;
1318
1319 IWL_DEBUG_RPM(mvm, "entering D0i3 - vif %pM\n", vif->addr);
1320 if (vif->type != NL80211_IFTYPE_STATION ||
1321 !vif->bss_conf.assoc)
1322 return;
1323
b2492501
AN
1324 /*
1325 * in case of pending tx packets or active aggregations,
1326 * avoid offloading features in order to prevent reuse of
1327 * the same qos seq counters.
1328 */
1329 if (iwl_mvm_disallow_offloading(mvm, vif, data))
1330 data->disable_offloading = true;
1331
d6230972 1332 iwl_mvm_update_d0i3_power_mode(mvm, vif, true, flags);
c97dab40
SS
1333 iwl_mvm_send_proto_offload(mvm, vif, data->disable_offloading,
1334 false, flags);
d6230972
EP
1335
1336 /*
1337 * on init/association, mvm already configures POWER_TABLE_CMD
1338 * and REPLY_MCAST_FILTER_CMD, so currently don't
1339 * reconfigure them (we might want to use different
1340 * params later on, though).
1341 */
37577fe2
EP
1342 data->ap_sta_id = mvmvif->ap_sta_id;
1343 data->vif_count++;
a3f7ba5c
EP
1344
1345 /*
1346 * no new commands can be sent at this stage, so it's safe
1347 * to save the vif pointer during d0i3 entrance.
1348 */
1349 data->connected_vif = vif;
d6230972
EP
1350}
1351
1a95c8df 1352static void iwl_mvm_set_wowlan_data(struct iwl_mvm *mvm,
c8b06a99 1353 struct iwl_wowlan_config_cmd *cmd,
1a95c8df
EP
1354 struct iwl_d0i3_iter_data *iter_data)
1355{
1356 struct ieee80211_sta *ap_sta;
1357 struct iwl_mvm_sta *mvm_ap_sta;
1358
0ae98812 1359 if (iter_data->ap_sta_id == IWL_MVM_INVALID_STA)
1a95c8df
EP
1360 return;
1361
1362 rcu_read_lock();
1363
1364 ap_sta = rcu_dereference(mvm->fw_id_to_mac_id[iter_data->ap_sta_id]);
1365 if (IS_ERR_OR_NULL(ap_sta))
1366 goto out;
1367
1368 mvm_ap_sta = iwl_mvm_sta_from_mac80211(ap_sta);
c8b06a99 1369 cmd->is_11n_connection = ap_sta->ht_cap.ht_supported;
b2492501 1370 cmd->offloading_tid = iter_data->offloading_tid;
70b4c536 1371 cmd->flags = ENABLE_L3_FILTERING | ENABLE_NBNS_FILTERING |
0db056d3 1372 ENABLE_DHCP_FILTERING | ENABLE_STORE_BEACON;
1a95c8df
EP
1373 /*
1374 * The d0i3 uCode takes care of the nonqos counters,
1375 * so configure only the qos seq ones.
1376 */
c8b06a99 1377 iwl_mvm_set_wowlan_qos_seq(mvm_ap_sta, cmd);
1a95c8df
EP
1378out:
1379 rcu_read_unlock();
1380}
6735943f
EP
1381
1382int iwl_mvm_enter_d0i3(struct iwl_op_mode *op_mode)
b3370d47
EP
1383{
1384 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
98ee7783 1385 u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE;
b77f06d9 1386 int ret;
37577fe2
EP
1387 struct iwl_d0i3_iter_data d0i3_iter_data = {
1388 .mvm = mvm,
1389 };
c8b06a99
EG
1390 struct iwl_wowlan_config_cmd wowlan_config_cmd = {
1391 .wakeup_filter = cpu_to_le32(IWL_WOWLAN_WAKEUP_RX_FRAME |
1392 IWL_WOWLAN_WAKEUP_BEACON_MISS |
0db056d3 1393 IWL_WOWLAN_WAKEUP_LINK_CHANGE),
b77f06d9 1394 };
98ee7783
AN
1395 struct iwl_d3_manager_config d3_cfg_cmd = {
1396 .min_sleep_time = cpu_to_le32(1000),
d9f1fc20 1397 .wakeup_flags = cpu_to_le32(IWL_WAKEUP_D3_CONFIG_FW_ERROR),
98ee7783 1398 };
b3370d47
EP
1399
1400 IWL_DEBUG_RPM(mvm, "MVM entering D0i3\n");
98ee7783 1401
08f0d23d
EP
1402 if (WARN_ON_ONCE(mvm->cur_ucode != IWL_UCODE_REGULAR))
1403 return -EINVAL;
1404
b2492501 1405 set_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status);
b2492501 1406
f4cf8680
EP
1407 /*
1408 * iwl_mvm_ref_sync takes a reference before checking the flag.
1409 * so by checking there is no held reference we prevent a state
1410 * in which iwl_mvm_ref_sync continues successfully while we
1411 * configure the firmware to enter d0i3
1412 */
1413 if (iwl_mvm_ref_taken(mvm)) {
1414 IWL_DEBUG_RPM(mvm->trans, "abort d0i3 due to taken ref\n");
1415 clear_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status);
caf1578a 1416 wake_up(&mvm->d0i3_exit_waitq);
f4cf8680
EP
1417 return 1;
1418 }
1419
d6230972
EP
1420 ieee80211_iterate_active_interfaces_atomic(mvm->hw,
1421 IEEE80211_IFACE_ITER_NORMAL,
1422 iwl_mvm_enter_d0i3_iterator,
37577fe2
EP
1423 &d0i3_iter_data);
1424 if (d0i3_iter_data.vif_count == 1) {
1425 mvm->d0i3_ap_sta_id = d0i3_iter_data.ap_sta_id;
b2492501 1426 mvm->d0i3_offloading = !d0i3_iter_data.disable_offloading;
37577fe2
EP
1427 } else {
1428 WARN_ON_ONCE(d0i3_iter_data.vif_count > 1);
0ae98812 1429 mvm->d0i3_ap_sta_id = IWL_MVM_INVALID_STA;
b2492501 1430 mvm->d0i3_offloading = false;
37577fe2 1431 }
d6230972 1432
ecc7c518
EG
1433 /* make sure we have no running tx while configuring the seqno */
1434 synchronize_net();
1435
eb3908d3
LC
1436 /* Flush the hw queues, in case something got queued during entry */
1437 ret = iwl_mvm_flush_tx_path(mvm, iwl_mvm_flushable_queues(mvm), flags);
1438 if (ret)
1439 return ret;
1440
183edd84 1441 /* configure wowlan configuration only if needed */
0ae98812 1442 if (mvm->d0i3_ap_sta_id != IWL_MVM_INVALID_STA) {
0db056d3
SS
1443 /* wake on beacons only if beacon storing isn't supported */
1444 if (!fw_has_capa(&mvm->fw->ucode_capa,
1445 IWL_UCODE_TLV_CAPA_BEACON_STORING))
1446 wowlan_config_cmd.wakeup_filter |=
1447 cpu_to_le32(IWL_WOWLAN_WAKEUP_BCN_FILTERING);
1448
a3f7ba5c
EP
1449 iwl_mvm_wowlan_config_key_params(mvm,
1450 d0i3_iter_data.connected_vif,
1451 true, flags);
1452
183edd84
EP
1453 iwl_mvm_set_wowlan_data(mvm, &wowlan_config_cmd,
1454 &d0i3_iter_data);
1455
1456 ret = iwl_mvm_send_cmd_pdu(mvm, WOWLAN_CONFIGURATION, flags,
1457 sizeof(wowlan_config_cmd),
1458 &wowlan_config_cmd);
1459 if (ret)
1460 return ret;
1461 }
b77f06d9 1462
98ee7783
AN
1463 return iwl_mvm_send_cmd_pdu(mvm, D3_CONFIG_CMD,
1464 flags | CMD_MAKE_TRANS_IDLE,
1465 sizeof(d3_cfg_cmd), &d3_cfg_cmd);
b3370d47
EP
1466}
1467
d6230972
EP
1468static void iwl_mvm_exit_d0i3_iterator(void *_data, u8 *mac,
1469 struct ieee80211_vif *vif)
1470{
1471 struct iwl_mvm *mvm = _data;
1472 u32 flags = CMD_ASYNC | CMD_HIGH_PRIO;
1473
1474 IWL_DEBUG_RPM(mvm, "exiting D0i3 - vif %pM\n", vif->addr);
1475 if (vif->type != NL80211_IFTYPE_STATION ||
1476 !vif->bss_conf.assoc)
1477 return;
1478
1479 iwl_mvm_update_d0i3_power_mode(mvm, vif, false, flags);
1480}
1481
a3f7ba5c 1482struct iwl_mvm_d0i3_exit_work_iter_data {
b3df2247 1483 struct iwl_mvm *mvm;
a3f7ba5c 1484 struct iwl_wowlan_status *status;
b3df2247
DS
1485 u32 wakeup_reasons;
1486};
1487
a3f7ba5c
EP
1488static void iwl_mvm_d0i3_exit_work_iter(void *_data, u8 *mac,
1489 struct ieee80211_vif *vif)
37577fe2 1490{
a3f7ba5c 1491 struct iwl_mvm_d0i3_exit_work_iter_data *data = _data;
37577fe2 1492 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
a3f7ba5c 1493 u32 reasons = data->wakeup_reasons;
37577fe2 1494
a3f7ba5c
EP
1495 /* consider only the relevant station interface */
1496 if (vif->type != NL80211_IFTYPE_STATION || !vif->bss_conf.assoc ||
1497 data->mvm->d0i3_ap_sta_id != mvmvif->ap_sta_id)
1498 return;
1499
1500 if (reasons & IWL_WOWLAN_WAKEUP_BY_DISCONNECTION_ON_DEAUTH)
1501 iwl_mvm_connection_loss(data->mvm, vif, "D0i3");
1502 else if (reasons & IWL_WOWLAN_WAKEUP_BY_DISCONNECTION_ON_MISSED_BEACON)
1503 ieee80211_beacon_loss(vif);
1504 else
1505 iwl_mvm_d0i3_update_keys(data->mvm, vif, data->status);
37577fe2
EP
1506}
1507
b2492501
AN
1508void iwl_mvm_d0i3_enable_tx(struct iwl_mvm *mvm, __le16 *qos_seq)
1509{
1510 struct ieee80211_sta *sta = NULL;
1511 struct iwl_mvm_sta *mvm_ap_sta;
1512 int i;
1513 bool wake_queues = false;
1514
1515 lockdep_assert_held(&mvm->mutex);
1516
1517 spin_lock_bh(&mvm->d0i3_tx_lock);
1518
0ae98812 1519 if (mvm->d0i3_ap_sta_id == IWL_MVM_INVALID_STA)
b2492501
AN
1520 goto out;
1521
1522 IWL_DEBUG_RPM(mvm, "re-enqueue packets\n");
1523
1524 /* get the sta in order to update seq numbers and re-enqueue skbs */
1525 sta = rcu_dereference_protected(
1526 mvm->fw_id_to_mac_id[mvm->d0i3_ap_sta_id],
1527 lockdep_is_held(&mvm->mutex));
1528
1529 if (IS_ERR_OR_NULL(sta)) {
1530 sta = NULL;
1531 goto out;
1532 }
1533
1534 if (mvm->d0i3_offloading && qos_seq) {
1535 /* update qos seq numbers if offloading was enabled */
9d8ce6af 1536 mvm_ap_sta = iwl_mvm_sta_from_mac80211(sta);
b2492501
AN
1537 for (i = 0; i < IWL_MAX_TID_COUNT; i++) {
1538 u16 seq = le16_to_cpu(qos_seq[i]);
1539 /* firmware stores last-used one, we store next one */
1540 seq += 0x10;
1541 mvm_ap_sta->tid_data[i].seq_number = seq;
1542 }
1543 }
1544out:
1545 /* re-enqueue (or drop) all packets */
1546 while (!skb_queue_empty(&mvm->d0i3_tx)) {
1547 struct sk_buff *skb = __skb_dequeue(&mvm->d0i3_tx);
1548
1549 if (!sta || iwl_mvm_tx_skb(mvm, skb, sta))
1550 ieee80211_free_txskb(mvm->hw, skb);
1551
1552 /* if the skb_queue is not empty, we need to wake queues */
1553 wake_queues = true;
1554 }
1555 clear_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status);
1556 wake_up(&mvm->d0i3_exit_waitq);
0ae98812 1557 mvm->d0i3_ap_sta_id = IWL_MVM_INVALID_STA;
b2492501
AN
1558 if (wake_queues)
1559 ieee80211_wake_queues(mvm->hw);
1560
1561 spin_unlock_bh(&mvm->d0i3_tx_lock);
1562}
1563
37577fe2
EP
1564static void iwl_mvm_d0i3_exit_work(struct work_struct *wk)
1565{
1566 struct iwl_mvm *mvm = container_of(wk, struct iwl_mvm, d0i3_exit_work);
1567 struct iwl_host_cmd get_status_cmd = {
1568 .id = WOWLAN_GET_STATUSES,
a1022927 1569 .flags = CMD_HIGH_PRIO | CMD_WANT_SKB,
37577fe2 1570 };
a3f7ba5c
EP
1571 struct iwl_mvm_d0i3_exit_work_iter_data iter_data = {
1572 .mvm = mvm,
1573 };
1574
3afec639 1575 struct iwl_wowlan_status *status;
37577fe2 1576 int ret;
a3f7ba5c 1577 u32 wakeup_reasons = 0;
b2492501 1578 __le16 *qos_seq = NULL;
37577fe2
EP
1579
1580 mutex_lock(&mvm->mutex);
1581 ret = iwl_mvm_send_cmd(mvm, &get_status_cmd);
1582 if (ret)
1583 goto out;
1584
1585 if (!get_status_cmd.resp_pkt)
1586 goto out;
1587
1588 status = (void *)get_status_cmd.resp_pkt->data;
1589 wakeup_reasons = le32_to_cpu(status->wakeup_reasons);
b2492501 1590 qos_seq = status->qos_seq_ctr;
37577fe2
EP
1591
1592 IWL_DEBUG_RPM(mvm, "wakeup reasons: 0x%x\n", wakeup_reasons);
1593
a3f7ba5c
EP
1594 iter_data.wakeup_reasons = wakeup_reasons;
1595 iter_data.status = status;
1596 ieee80211_iterate_active_interfaces(mvm->hw,
1597 IEEE80211_IFACE_ITER_NORMAL,
1598 iwl_mvm_d0i3_exit_work_iter,
1599 &iter_data);
37577fe2 1600out:
b2492501 1601 iwl_mvm_d0i3_enable_tx(mvm, qos_seq);
47c8b154 1602
7c014e35
EP
1603 IWL_DEBUG_INFO(mvm, "d0i3 exit completed (wakeup reasons: 0x%x)\n",
1604 wakeup_reasons);
1605
e5629be7
EP
1606 /* qos_seq might point inside resp_pkt, so free it only now */
1607 if (get_status_cmd.resp_pkt)
1608 iwl_free_resp(&get_status_cmd);
1609
47c8b154
JD
1610 /* the FW might have updated the regdomain */
1611 iwl_mvm_update_changed_regdom(mvm);
1612
d15a747f 1613 iwl_mvm_unref(mvm, IWL_MVM_REF_EXIT_WORK);
37577fe2
EP
1614 mutex_unlock(&mvm->mutex);
1615}
1616
d15a747f 1617int _iwl_mvm_exit_d0i3(struct iwl_mvm *mvm)
b3370d47 1618{
98ee7783
AN
1619 u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE |
1620 CMD_WAKE_UP_TRANS;
d6230972 1621 int ret;
b3370d47
EP
1622
1623 IWL_DEBUG_RPM(mvm, "MVM exiting D0i3\n");
98ee7783 1624
08f0d23d
EP
1625 if (WARN_ON_ONCE(mvm->cur_ucode != IWL_UCODE_REGULAR))
1626 return -EINVAL;
1627
d15a747f
EP
1628 mutex_lock(&mvm->d0i3_suspend_mutex);
1629 if (test_bit(D0I3_DEFER_WAKEUP, &mvm->d0i3_suspend_flags)) {
1630 IWL_DEBUG_RPM(mvm, "Deferring d0i3 exit until resume\n");
1631 __set_bit(D0I3_PENDING_WAKEUP, &mvm->d0i3_suspend_flags);
1632 mutex_unlock(&mvm->d0i3_suspend_mutex);
1633 return 0;
1634 }
1635 mutex_unlock(&mvm->d0i3_suspend_mutex);
1636
d6230972
EP
1637 ret = iwl_mvm_send_cmd_pdu(mvm, D0I3_END_CMD, flags, 0, NULL);
1638 if (ret)
37577fe2 1639 goto out;
d6230972
EP
1640
1641 ieee80211_iterate_active_interfaces_atomic(mvm->hw,
1642 IEEE80211_IFACE_ITER_NORMAL,
1643 iwl_mvm_exit_d0i3_iterator,
1644 mvm);
37577fe2
EP
1645out:
1646 schedule_work(&mvm->d0i3_exit_work);
1647 return ret;
b3370d47
EP
1648}
1649
6735943f 1650int iwl_mvm_exit_d0i3(struct iwl_op_mode *op_mode)
d15a747f
EP
1651{
1652 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
1653
1654 iwl_mvm_ref(mvm, IWL_MVM_REF_EXIT_WORK);
1655 return _iwl_mvm_exit_d0i3(mvm);
1656}
1657
0316d30e
JB
1658#define IWL_MVM_COMMON_OPS \
1659 /* these could be differentiated */ \
156f92f2 1660 .async_cb = iwl_mvm_async_cb, \
0316d30e
JB
1661 .queue_full = iwl_mvm_stop_sw_queue, \
1662 .queue_not_full = iwl_mvm_wake_sw_queue, \
1663 .hw_rf_kill = iwl_mvm_set_hw_rfkill_state, \
1664 .free_skb = iwl_mvm_free_skb, \
1665 .nic_error = iwl_mvm_nic_error, \
1666 .cmd_queue_full = iwl_mvm_cmd_queue_full, \
1667 .nic_config = iwl_mvm_nic_config, \
1668 .enter_d0i3 = iwl_mvm_enter_d0i3, \
1669 .exit_d0i3 = iwl_mvm_exit_d0i3, \
1670 /* as we only register one, these MUST be common! */ \
1671 .start = iwl_op_mode_mvm_start, \
1672 .stop = iwl_op_mode_mvm_stop
1673
8ca151b5 1674static const struct iwl_op_mode_ops iwl_mvm_ops = {
0316d30e
JB
1675 IWL_MVM_COMMON_OPS,
1676 .rx = iwl_mvm_rx,
1677};
1678
1679static void iwl_mvm_rx_mq_rss(struct iwl_op_mode *op_mode,
1680 struct napi_struct *napi,
1681 struct iwl_rx_cmd_buffer *rxb,
1682 unsigned int queue)
1683{
1684 struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode);
585a6fcc 1685 struct iwl_rx_packet *pkt = rxb_addr(rxb);
61b0f5d7 1686 u16 cmd = WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd);
0316d30e 1687
61b0f5d7 1688 if (unlikely(cmd == WIDE_ID(LEGACY_GROUP, FRAME_RELEASE)))
a338384b 1689 iwl_mvm_rx_frame_release(mvm, napi, rxb, queue);
61b0f5d7
JB
1690 else if (unlikely(cmd == WIDE_ID(DATA_PATH_GROUP,
1691 RX_QUEUES_NOTIFICATION)))
94bb4481 1692 iwl_mvm_rx_queue_notif(mvm, rxb, queue);
61b0f5d7 1693 else if (likely(cmd == WIDE_ID(LEGACY_GROUP, REPLY_RX_MPDU_CMD)))
585a6fcc 1694 iwl_mvm_rx_mpdu_mq(mvm, napi, rxb, queue);
0316d30e
JB
1695}
1696
1697static const struct iwl_op_mode_ops iwl_mvm_ops_mq = {
1698 IWL_MVM_COMMON_OPS,
1699 .rx = iwl_mvm_rx_mq,
1700 .rx_rss = iwl_mvm_rx_mq_rss,
8ca151b5 1701};