Commit | Line | Data |
---|---|---|
8ca151b5 JB |
1 | /****************************************************************************** |
2 | * | |
3 | * This file is provided under a dual BSD/GPLv2 license. When using or | |
4 | * redistributing this file, you may do so under either license. | |
5 | * | |
6 | * GPL LICENSE SUMMARY | |
7 | * | |
51368bf7 | 8 | * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved. |
4fb06283 | 9 | * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH |
8ca151b5 JB |
10 | * |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of version 2 of the GNU General Public License as | |
13 | * published by the Free Software Foundation. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, but | |
16 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
18 | * General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110, | |
23 | * USA | |
24 | * | |
25 | * The full GNU General Public License is included in this distribution | |
410dc5aa | 26 | * in the file called COPYING. |
8ca151b5 JB |
27 | * |
28 | * Contact Information: | |
cb2f8277 | 29 | * Intel Linux Wireless <linuxwifi@intel.com> |
8ca151b5 JB |
30 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
31 | * | |
32 | * BSD LICENSE | |
33 | * | |
51368bf7 | 34 | * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved. |
4fb06283 | 35 | * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH |
0db056d3 | 36 | * Copyright(c) 2016 Intel Deutschland GmbH |
8ca151b5 JB |
37 | * All rights reserved. |
38 | * | |
39 | * Redistribution and use in source and binary forms, with or without | |
40 | * modification, are permitted provided that the following conditions | |
41 | * are met: | |
42 | * | |
43 | * * Redistributions of source code must retain the above copyright | |
44 | * notice, this list of conditions and the following disclaimer. | |
45 | * * Redistributions in binary form must reproduce the above copyright | |
46 | * notice, this list of conditions and the following disclaimer in | |
47 | * the documentation and/or other materials provided with the | |
48 | * distribution. | |
49 | * * Neither the name Intel Corporation nor the names of its | |
50 | * contributors may be used to endorse or promote products derived | |
51 | * from this software without specific prior written permission. | |
52 | * | |
53 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS | |
54 | * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT | |
55 | * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR | |
56 | * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT | |
57 | * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, | |
58 | * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT | |
59 | * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, | |
60 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY | |
61 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
62 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE | |
63 | * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
64 | * | |
65 | *****************************************************************************/ | |
66 | #include <linux/module.h> | |
1bd3cbc1 | 67 | #include <linux/vmalloc.h> |
8ca151b5 JB |
68 | #include <net/mac80211.h> |
69 | ||
70 | #include "iwl-notif-wait.h" | |
71 | #include "iwl-trans.h" | |
72 | #include "iwl-op-mode.h" | |
73 | #include "iwl-fw.h" | |
74 | #include "iwl-debug.h" | |
75 | #include "iwl-drv.h" | |
76 | #include "iwl-modparams.h" | |
77 | #include "mvm.h" | |
78 | #include "iwl-phy-db.h" | |
79 | #include "iwl-eeprom-parse.h" | |
80 | #include "iwl-csr.h" | |
81 | #include "iwl-io.h" | |
82 | #include "iwl-prph.h" | |
83 | #include "rs.h" | |
84 | #include "fw-api-scan.h" | |
85 | #include "time-event.h" | |
2f89a5d7 | 86 | #include "fw-dbg.h" |
39bdb17e SD |
87 | #include "fw-api.h" |
88 | #include "fw-api-scan.h" | |
8ca151b5 | 89 | |
8ca151b5 | 90 | #define DRV_DESCRIPTION "The new Intel(R) wireless AGN driver for Linux" |
8ca151b5 | 91 | MODULE_DESCRIPTION(DRV_DESCRIPTION); |
8ca151b5 JB |
92 | MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR); |
93 | MODULE_LICENSE("GPL"); | |
94 | ||
95 | static const struct iwl_op_mode_ops iwl_mvm_ops; | |
0316d30e | 96 | static const struct iwl_op_mode_ops iwl_mvm_ops_mq; |
8ca151b5 JB |
97 | |
98 | struct iwl_mvm_mod_params iwlmvm_mod_params = { | |
99 | .power_scheme = IWL_POWER_SCHEME_BPS, | |
ce71c2f7 | 100 | .tfd_q_hang_detect = true |
8ca151b5 JB |
101 | /* rest of fields are 0 by default */ |
102 | }; | |
103 | ||
104 | module_param_named(init_dbg, iwlmvm_mod_params.init_dbg, bool, S_IRUGO); | |
105 | MODULE_PARM_DESC(init_dbg, | |
106 | "set to true to debug an ASSERT in INIT fw (default: false"); | |
107 | module_param_named(power_scheme, iwlmvm_mod_params.power_scheme, int, S_IRUGO); | |
108 | MODULE_PARM_DESC(power_scheme, | |
109 | "power management scheme: 1-active, 2-balanced, 3-low power, default: 2"); | |
ce71c2f7 EG |
110 | module_param_named(tfd_q_hang_detect, iwlmvm_mod_params.tfd_q_hang_detect, |
111 | bool, S_IRUGO); | |
112 | MODULE_PARM_DESC(tfd_q_hang_detect, | |
113 | "TFD queues hang detection (default: true"); | |
8ca151b5 JB |
114 | |
115 | /* | |
116 | * module init and exit functions | |
117 | */ | |
118 | static int __init iwl_mvm_init(void) | |
119 | { | |
120 | int ret; | |
121 | ||
122 | ret = iwl_mvm_rate_control_register(); | |
123 | if (ret) { | |
124 | pr_err("Unable to register rate control algorithm: %d\n", ret); | |
125 | return ret; | |
126 | } | |
127 | ||
128 | ret = iwl_opmode_register("iwlmvm", &iwl_mvm_ops); | |
129 | ||
130 | if (ret) { | |
131 | pr_err("Unable to register MVM op_mode: %d\n", ret); | |
132 | iwl_mvm_rate_control_unregister(); | |
133 | } | |
134 | ||
135 | return ret; | |
136 | } | |
137 | module_init(iwl_mvm_init); | |
138 | ||
139 | static void __exit iwl_mvm_exit(void) | |
140 | { | |
141 | iwl_opmode_deregister("iwlmvm"); | |
142 | iwl_mvm_rate_control_unregister(); | |
143 | } | |
144 | module_exit(iwl_mvm_exit); | |
145 | ||
146 | static void iwl_mvm_nic_config(struct iwl_op_mode *op_mode) | |
147 | { | |
148 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
149 | u8 radio_cfg_type, radio_cfg_step, radio_cfg_dash; | |
150 | u32 reg_val = 0; | |
a0544272 MH |
151 | u32 phy_config = iwl_mvm_get_phy_config(mvm); |
152 | ||
153 | radio_cfg_type = (phy_config & FW_PHY_CFG_RADIO_TYPE) >> | |
154 | FW_PHY_CFG_RADIO_TYPE_POS; | |
155 | radio_cfg_step = (phy_config & FW_PHY_CFG_RADIO_STEP) >> | |
156 | FW_PHY_CFG_RADIO_STEP_POS; | |
157 | radio_cfg_dash = (phy_config & FW_PHY_CFG_RADIO_DASH) >> | |
158 | FW_PHY_CFG_RADIO_DASH_POS; | |
8ca151b5 JB |
159 | |
160 | /* SKU control */ | |
161 | reg_val |= CSR_HW_REV_STEP(mvm->trans->hw_rev) << | |
162 | CSR_HW_IF_CONFIG_REG_POS_MAC_STEP; | |
163 | reg_val |= CSR_HW_REV_DASH(mvm->trans->hw_rev) << | |
164 | CSR_HW_IF_CONFIG_REG_POS_MAC_DASH; | |
165 | ||
166 | /* radio configuration */ | |
167 | reg_val |= radio_cfg_type << CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE; | |
168 | reg_val |= radio_cfg_step << CSR_HW_IF_CONFIG_REG_POS_PHY_STEP; | |
169 | reg_val |= radio_cfg_dash << CSR_HW_IF_CONFIG_REG_POS_PHY_DASH; | |
170 | ||
171 | WARN_ON((radio_cfg_type << CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE) & | |
172 | ~CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE); | |
173 | ||
9b1fcc11 LK |
174 | /* |
175 | * TODO: Bits 7-8 of CSR in 8000 HW family set the ADC sampling, and | |
176 | * shouldn't be set to any non-zero value. The same is supposed to be | |
177 | * true of the other HW, but unsetting them (such as the 7260) causes | |
178 | * automatic tests to fail on seemingly unrelated errors. Need to | |
179 | * further investigate this, but for now we'll separate cases. | |
180 | */ | |
181 | if (mvm->trans->cfg->device_family != IWL_DEVICE_FAMILY_8000) | |
182 | reg_val |= CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI; | |
8ca151b5 | 183 | |
e139dc4a LE |
184 | iwl_trans_set_bits_mask(mvm->trans, CSR_HW_IF_CONFIG_REG, |
185 | CSR_HW_IF_CONFIG_REG_MSK_MAC_DASH | | |
186 | CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP | | |
187 | CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE | | |
188 | CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP | | |
189 | CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH | | |
190 | CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI | | |
191 | CSR_HW_IF_CONFIG_REG_BIT_MAC_SI, | |
192 | reg_val); | |
8ca151b5 JB |
193 | |
194 | IWL_DEBUG_INFO(mvm, "Radio type=0x%x-0x%x-0x%x\n", radio_cfg_type, | |
195 | radio_cfg_step, radio_cfg_dash); | |
196 | ||
197 | /* | |
198 | * W/A : NIC is stuck in a reset state after Early PCIe power off | |
199 | * (PCIe power is lost before PERST# is asserted), causing ME FW | |
200 | * to lose ownership and not being able to obtain it back. | |
201 | */ | |
95411d04 | 202 | if (!mvm->trans->cfg->apmg_not_supported) |
3073d8c0 EH |
203 | iwl_set_bits_mask_prph(mvm->trans, APMG_PS_CTRL_REG, |
204 | APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS, | |
205 | ~APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS); | |
8ca151b5 JB |
206 | } |
207 | ||
208 | struct iwl_rx_handlers { | |
1230b16b | 209 | u16 cmd_id; |
8ca151b5 | 210 | bool async; |
0416841d | 211 | void (*fn)(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb); |
8ca151b5 JB |
212 | }; |
213 | ||
214 | #define RX_HANDLER(_cmd_id, _fn, _async) \ | |
215 | { .cmd_id = _cmd_id , .fn = _fn , .async = _async } | |
1230b16b AS |
216 | #define RX_HANDLER_GRP(_grp, _cmd, _fn, _async) \ |
217 | { .cmd_id = WIDE_ID(_grp, _cmd), .fn = _fn, .async = _async } | |
8ca151b5 JB |
218 | |
219 | /* | |
220 | * Handlers for fw notifications | |
221 | * Convention: RX_HANDLER(CMD_NAME, iwl_mvm_rx_CMD_NAME | |
222 | * This list should be in order of frequency for performance purposes. | |
223 | * | |
224 | * The handler can be SYNC - this means that it will be called in the Rx path | |
225 | * which can't acquire mvm->mutex. If the handler needs to hold mvm->mutex (and | |
226 | * only in this case!), it should be set as ASYNC. In that case, it will be | |
227 | * called from a worker with mvm->mutex held. | |
228 | */ | |
229 | static const struct iwl_rx_handlers iwl_mvm_rx_handlers[] = { | |
8ca151b5 JB |
230 | RX_HANDLER(TX_CMD, iwl_mvm_rx_tx_cmd, false), |
231 | RX_HANDLER(BA_NOTIF, iwl_mvm_rx_ba_notif, false), | |
8ca151b5 | 232 | |
f421f9c3 | 233 | RX_HANDLER(BT_PROFILE_NOTIFICATION, iwl_mvm_rx_bt_coex_notif, true), |
bd3398e2 | 234 | RX_HANDLER(BEACON_NOTIFICATION, iwl_mvm_rx_beacon_notif, true), |
9ee718aa | 235 | RX_HANDLER(STATISTICS_NOTIFICATION, iwl_mvm_rx_statistics, true), |
b9fae2d5 EG |
236 | RX_HANDLER(ANTENNA_COUPLING_NOTIFICATION, |
237 | iwl_mvm_rx_ant_coupling_notif, true), | |
f421f9c3 | 238 | |
3af512d6 SS |
239 | RX_HANDLER(BA_WINDOW_STATUS_NOTIFICATION_ID, |
240 | iwl_mvm_window_status_notif, false), | |
241 | ||
497b49d2 | 242 | RX_HANDLER(TIME_EVENT_NOTIFICATION, iwl_mvm_rx_time_event_notif, false), |
8ba2d7a1 | 243 | RX_HANDLER(MCC_CHUB_UPDATE_CMD, iwl_mvm_rx_chub_update_mcc, true), |
497b49d2 | 244 | |
3e56eadf JB |
245 | RX_HANDLER(EOSP_NOTIFICATION, iwl_mvm_rx_eosp_notif, false), |
246 | ||
e5d74646 | 247 | RX_HANDLER(SCAN_ITERATION_COMPLETE, |
6e56f01d | 248 | iwl_mvm_rx_lmac_scan_iter_complete_notif, false), |
35a000b7 | 249 | RX_HANDLER(SCAN_OFFLOAD_COMPLETE, |
6e56f01d LC |
250 | iwl_mvm_rx_lmac_scan_complete_notif, true), |
251 | RX_HANDLER(MATCH_FOUND_NOTIFICATION, iwl_mvm_rx_scan_match_found, | |
35a000b7 | 252 | false), |
d2496221 DS |
253 | RX_HANDLER(SCAN_COMPLETE_UMAC, iwl_mvm_rx_umac_scan_complete_notif, |
254 | true), | |
ee9219b2 AS |
255 | RX_HANDLER(SCAN_ITERATION_COMPLETE_UMAC, |
256 | iwl_mvm_rx_umac_scan_iter_complete_notif, false), | |
497b49d2 | 257 | |
8ca151b5 JB |
258 | RX_HANDLER(CARD_STATE_NOTIFICATION, iwl_mvm_rx_card_state_notif, false), |
259 | ||
d64048ed HG |
260 | RX_HANDLER(MISSED_BEACONS_NOTIFICATION, iwl_mvm_rx_missed_beacons_notif, |
261 | false), | |
262 | ||
8ca151b5 | 263 | RX_HANDLER(REPLY_ERROR, iwl_mvm_rx_fw_error, false), |
175a70b7 AB |
264 | RX_HANDLER(PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION, |
265 | iwl_mvm_power_uapsd_misbehaving_ap_notif, false), | |
ea9af24d | 266 | RX_HANDLER(DTS_MEASUREMENT_NOTIFICATION, iwl_mvm_temp_notif, true), |
09eef330 AE |
267 | RX_HANDLER_GRP(PHY_OPS_GROUP, DTS_MEASUREMENT_NOTIF_WIDE, |
268 | iwl_mvm_temp_notif, true), | |
0a3b7119 CRI |
269 | RX_HANDLER_GRP(PHY_OPS_GROUP, CT_KILL_NOTIFICATION, |
270 | iwl_mvm_ct_kill_notif, false), | |
ea9af24d | 271 | |
1d3c3f63 AN |
272 | RX_HANDLER(TDLS_CHANNEL_SWITCH_NOTIFICATION, iwl_mvm_rx_tdls_notif, |
273 | true), | |
30269c12 | 274 | RX_HANDLER(MFUART_LOAD_NOTIFICATION, iwl_mvm_rx_mfuart_notif, false), |
ce792918 | 275 | RX_HANDLER(TOF_NOTIFICATION, iwl_mvm_tof_resp_handler, true), |
0db056d3 SS |
276 | RX_HANDLER_GRP(PROT_OFFLOAD_GROUP, STORED_BEACON_NTF, |
277 | iwl_mvm_rx_stored_beacon_notif, false), | |
f92659a1 SS |
278 | RX_HANDLER_GRP(DATA_PATH_GROUP, MU_GROUP_MGMT_NOTIF, |
279 | iwl_mvm_mu_mimo_grp_notif, false), | |
1d3c3f63 | 280 | |
8ca151b5 JB |
281 | }; |
282 | #undef RX_HANDLER | |
1230b16b | 283 | #undef RX_HANDLER_GRP |
39bdb17e SD |
284 | |
285 | /* Please keep this array *SORTED* by hex value. | |
286 | * Access is done through binary search | |
287 | */ | |
288 | static const struct iwl_hcmd_names iwl_mvm_legacy_names[] = { | |
289 | HCMD_NAME(MVM_ALIVE), | |
290 | HCMD_NAME(REPLY_ERROR), | |
291 | HCMD_NAME(ECHO_CMD), | |
292 | HCMD_NAME(INIT_COMPLETE_NOTIF), | |
293 | HCMD_NAME(PHY_CONTEXT_CMD), | |
294 | HCMD_NAME(DBG_CFG), | |
295 | HCMD_NAME(ANTENNA_COUPLING_NOTIFICATION), | |
296 | HCMD_NAME(SCAN_CFG_CMD), | |
297 | HCMD_NAME(SCAN_REQ_UMAC), | |
298 | HCMD_NAME(SCAN_ABORT_UMAC), | |
299 | HCMD_NAME(SCAN_COMPLETE_UMAC), | |
300 | HCMD_NAME(TOF_CMD), | |
301 | HCMD_NAME(TOF_NOTIFICATION), | |
3af512d6 | 302 | HCMD_NAME(BA_WINDOW_STATUS_NOTIFICATION_ID), |
39bdb17e SD |
303 | HCMD_NAME(ADD_STA_KEY), |
304 | HCMD_NAME(ADD_STA), | |
305 | HCMD_NAME(REMOVE_STA), | |
306 | HCMD_NAME(FW_GET_ITEM_CMD), | |
307 | HCMD_NAME(TX_CMD), | |
308 | HCMD_NAME(SCD_QUEUE_CFG), | |
309 | HCMD_NAME(TXPATH_FLUSH), | |
310 | HCMD_NAME(MGMT_MCAST_KEY), | |
311 | HCMD_NAME(WEP_KEY), | |
312 | HCMD_NAME(SHARED_MEM_CFG), | |
313 | HCMD_NAME(TDLS_CHANNEL_SWITCH_CMD), | |
314 | HCMD_NAME(MAC_CONTEXT_CMD), | |
315 | HCMD_NAME(TIME_EVENT_CMD), | |
316 | HCMD_NAME(TIME_EVENT_NOTIFICATION), | |
317 | HCMD_NAME(BINDING_CONTEXT_CMD), | |
318 | HCMD_NAME(TIME_QUOTA_CMD), | |
319 | HCMD_NAME(NON_QOS_TX_COUNTER_CMD), | |
320 | HCMD_NAME(LQ_CMD), | |
321 | HCMD_NAME(FW_PAGING_BLOCK_CMD), | |
322 | HCMD_NAME(SCAN_OFFLOAD_REQUEST_CMD), | |
323 | HCMD_NAME(SCAN_OFFLOAD_ABORT_CMD), | |
324 | HCMD_NAME(HOT_SPOT_CMD), | |
325 | HCMD_NAME(SCAN_OFFLOAD_PROFILES_QUERY_CMD), | |
326 | HCMD_NAME(SCAN_OFFLOAD_HOTSPOTS_CONFIG_CMD), | |
327 | HCMD_NAME(SCAN_OFFLOAD_HOTSPOTS_QUERY_CMD), | |
328 | HCMD_NAME(BT_COEX_UPDATE_SW_BOOST), | |
329 | HCMD_NAME(BT_COEX_UPDATE_CORUN_LUT), | |
330 | HCMD_NAME(BT_COEX_UPDATE_REDUCED_TXP), | |
331 | HCMD_NAME(BT_COEX_CI), | |
332 | HCMD_NAME(PHY_CONFIGURATION_CMD), | |
333 | HCMD_NAME(CALIB_RES_NOTIF_PHY_DB), | |
334 | HCMD_NAME(SCAN_OFFLOAD_COMPLETE), | |
335 | HCMD_NAME(SCAN_OFFLOAD_UPDATE_PROFILES_CMD), | |
336 | HCMD_NAME(SCAN_OFFLOAD_CONFIG_CMD), | |
337 | HCMD_NAME(POWER_TABLE_CMD), | |
338 | HCMD_NAME(PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION), | |
339 | HCMD_NAME(REPLY_THERMAL_MNG_BACKOFF), | |
340 | HCMD_NAME(DC2DC_CONFIG_CMD), | |
341 | HCMD_NAME(NVM_ACCESS_CMD), | |
342 | HCMD_NAME(SET_CALIB_DEFAULT_CMD), | |
343 | HCMD_NAME(BEACON_NOTIFICATION), | |
344 | HCMD_NAME(BEACON_TEMPLATE_CMD), | |
345 | HCMD_NAME(TX_ANT_CONFIGURATION_CMD), | |
346 | HCMD_NAME(BT_CONFIG), | |
347 | HCMD_NAME(STATISTICS_CMD), | |
348 | HCMD_NAME(STATISTICS_NOTIFICATION), | |
349 | HCMD_NAME(EOSP_NOTIFICATION), | |
350 | HCMD_NAME(REDUCE_TX_POWER_CMD), | |
351 | HCMD_NAME(CARD_STATE_CMD), | |
352 | HCMD_NAME(CARD_STATE_NOTIFICATION), | |
353 | HCMD_NAME(MISSED_BEACONS_NOTIFICATION), | |
354 | HCMD_NAME(TDLS_CONFIG_CMD), | |
355 | HCMD_NAME(MAC_PM_POWER_TABLE), | |
356 | HCMD_NAME(TDLS_CHANNEL_SWITCH_NOTIFICATION), | |
357 | HCMD_NAME(MFUART_LOAD_NOTIFICATION), | |
43413a97 | 358 | HCMD_NAME(RSS_CONFIG_CMD), |
39bdb17e SD |
359 | HCMD_NAME(SCAN_ITERATION_COMPLETE_UMAC), |
360 | HCMD_NAME(REPLY_RX_PHY_CMD), | |
361 | HCMD_NAME(REPLY_RX_MPDU_CMD), | |
362 | HCMD_NAME(BA_NOTIF), | |
363 | HCMD_NAME(MCC_UPDATE_CMD), | |
364 | HCMD_NAME(MCC_CHUB_UPDATE_CMD), | |
365 | HCMD_NAME(MARKER_CMD), | |
366 | HCMD_NAME(BT_COEX_PRIO_TABLE), | |
367 | HCMD_NAME(BT_COEX_PROT_ENV), | |
368 | HCMD_NAME(BT_PROFILE_NOTIFICATION), | |
369 | HCMD_NAME(BCAST_FILTER_CMD), | |
370 | HCMD_NAME(MCAST_FILTER_CMD), | |
371 | HCMD_NAME(REPLY_SF_CFG_CMD), | |
372 | HCMD_NAME(REPLY_BEACON_FILTERING_CMD), | |
373 | HCMD_NAME(D3_CONFIG_CMD), | |
374 | HCMD_NAME(PROT_OFFLOAD_CONFIG_CMD), | |
375 | HCMD_NAME(OFFLOADS_QUERY_CMD), | |
376 | HCMD_NAME(REMOTE_WAKE_CONFIG_CMD), | |
377 | HCMD_NAME(MATCH_FOUND_NOTIFICATION), | |
378 | HCMD_NAME(CMD_DTS_MEASUREMENT_TRIGGER), | |
379 | HCMD_NAME(DTS_MEASUREMENT_NOTIFICATION), | |
380 | HCMD_NAME(WOWLAN_PATTERNS), | |
381 | HCMD_NAME(WOWLAN_CONFIGURATION), | |
382 | HCMD_NAME(WOWLAN_TSC_RSC_PARAM), | |
383 | HCMD_NAME(WOWLAN_TKIP_PARAM), | |
384 | HCMD_NAME(WOWLAN_KEK_KCK_MATERIAL), | |
385 | HCMD_NAME(WOWLAN_GET_STATUSES), | |
386 | HCMD_NAME(WOWLAN_TX_POWER_PER_DB), | |
387 | HCMD_NAME(SCAN_ITERATION_COMPLETE), | |
388 | HCMD_NAME(D0I3_END_CMD), | |
389 | HCMD_NAME(LTR_CONFIG), | |
390 | HCMD_NAME(REPLY_DEBUG_CMD), | |
8ca151b5 | 391 | }; |
39bdb17e SD |
392 | |
393 | /* Please keep this array *SORTED* by hex value. | |
394 | * Access is done through binary search | |
395 | */ | |
396 | static const struct iwl_hcmd_names iwl_mvm_phy_names[] = { | |
397 | HCMD_NAME(CMD_DTS_MEASUREMENT_TRIGGER_WIDE), | |
5c89e7bc | 398 | HCMD_NAME(CTDP_CONFIG_CMD), |
c221daf2 | 399 | HCMD_NAME(TEMP_REPORTING_THRESHOLDS_CMD), |
0a3b7119 | 400 | HCMD_NAME(CT_KILL_NOTIFICATION), |
39bdb17e SD |
401 | HCMD_NAME(DTS_MEASUREMENT_NOTIF_WIDE), |
402 | }; | |
403 | ||
e0d8fdec SS |
404 | /* Please keep this array *SORTED* by hex value. |
405 | * Access is done through binary search | |
406 | */ | |
407 | static const struct iwl_hcmd_names iwl_mvm_data_path_names[] = { | |
408 | HCMD_NAME(UPDATE_MU_GROUPS_CMD), | |
94bb4481 | 409 | HCMD_NAME(TRIGGER_RX_QUEUES_NOTIF_CMD), |
f92659a1 | 410 | HCMD_NAME(MU_GROUP_MGMT_NOTIF), |
94bb4481 | 411 | HCMD_NAME(RX_QUEUES_NOTIFICATION), |
e0d8fdec SS |
412 | }; |
413 | ||
0db056d3 SS |
414 | /* Please keep this array *SORTED* by hex value. |
415 | * Access is done through binary search | |
416 | */ | |
417 | static const struct iwl_hcmd_names iwl_mvm_prot_offload_names[] = { | |
418 | HCMD_NAME(STORED_BEACON_NTF), | |
419 | }; | |
420 | ||
39bdb17e SD |
421 | static const struct iwl_hcmd_arr iwl_mvm_groups[] = { |
422 | [LEGACY_GROUP] = HCMD_ARR(iwl_mvm_legacy_names), | |
423 | [LONG_GROUP] = HCMD_ARR(iwl_mvm_legacy_names), | |
424 | [PHY_OPS_GROUP] = HCMD_ARR(iwl_mvm_phy_names), | |
e0d8fdec | 425 | [DATA_PATH_GROUP] = HCMD_ARR(iwl_mvm_data_path_names), |
0db056d3 | 426 | [PROT_OFFLOAD_GROUP] = HCMD_ARR(iwl_mvm_prot_offload_names), |
39bdb17e SD |
427 | }; |
428 | ||
8ca151b5 JB |
429 | /* this forward declaration can avoid to export the function */ |
430 | static void iwl_mvm_async_handlers_wk(struct work_struct *wk); | |
37577fe2 | 431 | static void iwl_mvm_d0i3_exit_work(struct work_struct *wk); |
8ca151b5 | 432 | |
0c0e2c71 IY |
433 | static u32 calc_min_backoff(struct iwl_trans *trans, const struct iwl_cfg *cfg) |
434 | { | |
435 | const struct iwl_pwr_tx_backoff *pwr_tx_backoff = cfg->pwr_tx_backoffs; | |
436 | ||
437 | if (!pwr_tx_backoff) | |
438 | return 0; | |
439 | ||
440 | while (pwr_tx_backoff->pwr) { | |
441 | if (trans->dflt_pwr_limit >= pwr_tx_backoff->pwr) | |
442 | return pwr_tx_backoff->backoff; | |
443 | ||
444 | pwr_tx_backoff++; | |
445 | } | |
446 | ||
447 | return 0; | |
448 | } | |
449 | ||
4bfa47f3 EG |
450 | static void iwl_mvm_fw_error_dump_wk(struct work_struct *work); |
451 | ||
8ca151b5 JB |
452 | static struct iwl_op_mode * |
453 | iwl_op_mode_mvm_start(struct iwl_trans *trans, const struct iwl_cfg *cfg, | |
454 | const struct iwl_fw *fw, struct dentry *dbgfs_dir) | |
455 | { | |
456 | struct ieee80211_hw *hw; | |
457 | struct iwl_op_mode *op_mode; | |
458 | struct iwl_mvm *mvm; | |
459 | struct iwl_trans_config trans_cfg = {}; | |
460 | static const u8 no_reclaim_cmds[] = { | |
461 | TX_CMD, | |
462 | }; | |
463 | int err, scan_size; | |
0c0e2c71 | 464 | u32 min_backoff; |
8ca151b5 | 465 | |
c4d83271 EG |
466 | /* |
467 | * We use IWL_MVM_STATION_COUNT to check the validity of the station | |
468 | * index all over the driver - check that its value corresponds to the | |
469 | * array size. | |
470 | */ | |
471 | BUILD_BUG_ON(ARRAY_SIZE(mvm->fw_id_to_mac_id) != IWL_MVM_STATION_COUNT); | |
472 | ||
8ca151b5 JB |
473 | /******************************** |
474 | * 1. Allocating and configuring HW data | |
475 | ********************************/ | |
476 | hw = ieee80211_alloc_hw(sizeof(struct iwl_op_mode) + | |
477 | sizeof(struct iwl_mvm), | |
478 | &iwl_mvm_hw_ops); | |
479 | if (!hw) | |
480 | return NULL; | |
481 | ||
745160ee OG |
482 | if (cfg->max_rx_agg_size) |
483 | hw->max_rx_aggregation_subframes = cfg->max_rx_agg_size; | |
484 | ||
77d96730 GG |
485 | if (cfg->max_tx_agg_size) |
486 | hw->max_tx_aggregation_subframes = cfg->max_tx_agg_size; | |
487 | ||
8ca151b5 | 488 | op_mode = hw->priv; |
8ca151b5 JB |
489 | |
490 | mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
491 | mvm->dev = trans->dev; | |
492 | mvm->trans = trans; | |
493 | mvm->cfg = cfg; | |
494 | mvm->fw = fw; | |
495 | mvm->hw = hw; | |
496 | ||
0316d30e JB |
497 | if (iwl_mvm_has_new_rx_api(mvm)) { |
498 | op_mode->ops = &iwl_mvm_ops_mq; | |
25c2b22c | 499 | trans->rx_mpdu_cmd_hdr_size = sizeof(struct iwl_rx_mpdu_desc); |
0316d30e JB |
500 | } else { |
501 | op_mode->ops = &iwl_mvm_ops; | |
25c2b22c SS |
502 | trans->rx_mpdu_cmd_hdr_size = |
503 | sizeof(struct iwl_rx_mpdu_res_start); | |
0316d30e JB |
504 | |
505 | if (WARN_ON(trans->num_rx_queues > 1)) | |
506 | goto out_free; | |
507 | } | |
508 | ||
291aa7c4 EH |
509 | mvm->restart_fw = iwlwifi_mod_params.restart_fw ? -1 : 0; |
510 | ||
19e737c9 EL |
511 | mvm->aux_queue = 15; |
512 | mvm->first_agg_queue = 16; | |
513 | mvm->last_agg_queue = mvm->cfg->base_params->num_of_queues - 1; | |
514 | if (mvm->cfg->base_params->num_of_queues == 16) { | |
515 | mvm->aux_queue = 11; | |
516 | mvm->first_agg_queue = 12; | |
517 | } | |
1f3b0ff8 | 518 | mvm->sf_state = SF_UNINIT; |
7b358f06 | 519 | mvm->cur_ucode = IWL_UCODE_INIT; |
c89e333d | 520 | mvm->drop_bcn_ap_mode = true; |
19e737c9 | 521 | |
8ca151b5 | 522 | mutex_init(&mvm->mutex); |
d15a747f | 523 | mutex_init(&mvm->d0i3_suspend_mutex); |
8ca151b5 JB |
524 | spin_lock_init(&mvm->async_handlers_lock); |
525 | INIT_LIST_HEAD(&mvm->time_event_list); | |
b112889c | 526 | INIT_LIST_HEAD(&mvm->aux_roc_te_list); |
8ca151b5 JB |
527 | INIT_LIST_HEAD(&mvm->async_handlers_list); |
528 | spin_lock_init(&mvm->time_event_lock); | |
4ecafae9 | 529 | spin_lock_init(&mvm->queue_info_lock); |
8ca151b5 JB |
530 | |
531 | INIT_WORK(&mvm->async_handlers_wk, iwl_mvm_async_handlers_wk); | |
532 | INIT_WORK(&mvm->roc_done_wk, iwl_mvm_roc_done_wk); | |
533 | INIT_WORK(&mvm->sta_drained_wk, iwl_mvm_sta_drained_wk); | |
37577fe2 | 534 | INIT_WORK(&mvm->d0i3_exit_work, iwl_mvm_d0i3_exit_work); |
d2709ad7 | 535 | INIT_DELAYED_WORK(&mvm->fw_dump_wk, iwl_mvm_fw_error_dump_wk); |
1d3c3f63 | 536 | INIT_DELAYED_WORK(&mvm->tdls_cs.dwork, iwl_mvm_tdls_ch_switch_work); |
8ca151b5 | 537 | |
b2492501 | 538 | spin_lock_init(&mvm->d0i3_tx_lock); |
576eeee9 | 539 | spin_lock_init(&mvm->refs_lock); |
b2492501 AN |
540 | skb_queue_head_init(&mvm->d0i3_tx); |
541 | init_waitqueue_head(&mvm->d0i3_exit_waitq); | |
542 | ||
8ca151b5 JB |
543 | SET_IEEE80211_DEV(mvm->hw, mvm->trans->dev); |
544 | ||
545 | /* | |
546 | * Populate the state variables that the transport layer needs | |
547 | * to know about. | |
548 | */ | |
549 | trans_cfg.op_mode = op_mode; | |
550 | trans_cfg.no_reclaim_cmds = no_reclaim_cmds; | |
551 | trans_cfg.n_no_reclaim_cmds = ARRAY_SIZE(no_reclaim_cmds); | |
6c4fbcbc EG |
552 | switch (iwlwifi_mod_params.amsdu_size) { |
553 | case IWL_AMSDU_4K: | |
554 | trans_cfg.rx_buf_size = IWL_AMSDU_4K; | |
555 | break; | |
556 | case IWL_AMSDU_8K: | |
557 | trans_cfg.rx_buf_size = IWL_AMSDU_8K; | |
558 | break; | |
559 | case IWL_AMSDU_12K: | |
560 | trans_cfg.rx_buf_size = IWL_AMSDU_12K; | |
561 | break; | |
562 | default: | |
563 | pr_err("%s: Unsupported amsdu_size: %d\n", KBUILD_MODNAME, | |
564 | iwlwifi_mod_params.amsdu_size); | |
565 | trans_cfg.rx_buf_size = IWL_AMSDU_4K; | |
566 | } | |
ab02165c AE |
567 | trans_cfg.wide_cmd_header = fw_has_api(&mvm->fw->ucode_capa, |
568 | IWL_UCODE_TLV_API_WIDE_CMD_HDR); | |
8ca151b5 | 569 | |
25b9ea5c | 570 | if (mvm->fw->ucode_capa.flags & IWL_UCODE_TLV_FLAGS_DW_BC_TABLE) |
8ca151b5 JB |
571 | trans_cfg.bc_table_dword = true; |
572 | ||
39bdb17e SD |
573 | trans_cfg.command_groups = iwl_mvm_groups; |
574 | trans_cfg.command_groups_size = ARRAY_SIZE(iwl_mvm_groups); | |
8ca151b5 JB |
575 | |
576 | trans_cfg.cmd_queue = IWL_MVM_CMD_QUEUE; | |
b2d81db7 | 577 | trans_cfg.cmd_fifo = IWL_MVM_TX_FIFO_CMD; |
3a736bcb | 578 | trans_cfg.scd_set_active = true; |
8ca151b5 | 579 | |
b4821767 | 580 | trans_cfg.sdio_adma_addr = fw->sdio_adma_addr; |
41837ca9 | 581 | trans_cfg.sw_csum_tx = IWL_MVM_SW_TX_CSUM_OFFLOAD; |
b4821767 | 582 | |
4cf677fd EG |
583 | /* Set a short watchdog for the command queue */ |
584 | trans_cfg.cmd_q_wdg_timeout = | |
5d42e7b2 | 585 | iwl_mvm_get_wd_timeout(mvm, NULL, false, true); |
4cf677fd | 586 | |
8ca151b5 JB |
587 | snprintf(mvm->hw->wiphy->fw_version, |
588 | sizeof(mvm->hw->wiphy->fw_version), | |
589 | "%s", fw->fw_version); | |
590 | ||
591 | /* Configure transport layer */ | |
592 | iwl_trans_configure(mvm->trans, &trans_cfg); | |
593 | ||
594 | trans->rx_mpdu_cmd = REPLY_RX_MPDU_CMD; | |
09e350f7 LK |
595 | trans->dbg_dest_tlv = mvm->fw->dbg_dest_tlv; |
596 | trans->dbg_dest_reg_num = mvm->fw->dbg_dest_reg_num; | |
597 | memcpy(trans->dbg_conf_tlv, mvm->fw->dbg_conf_tlv, | |
598 | sizeof(trans->dbg_conf_tlv)); | |
d2709ad7 | 599 | trans->dbg_trigger_tlv = mvm->fw->dbg_trigger_tlv; |
8ca151b5 JB |
600 | |
601 | /* set up notification wait support */ | |
602 | iwl_notification_wait_init(&mvm->notif_wait); | |
603 | ||
604 | /* Init phy db */ | |
605 | mvm->phy_db = iwl_phy_db_init(trans); | |
606 | if (!mvm->phy_db) { | |
607 | IWL_ERR(mvm, "Cannot init phy_db\n"); | |
608 | goto out_free; | |
609 | } | |
610 | ||
611 | IWL_INFO(mvm, "Detected %s, REV=0x%X\n", | |
612 | mvm->cfg->name, mvm->trans->hw_rev); | |
613 | ||
0c0e2c71 | 614 | min_backoff = calc_min_backoff(trans, cfg); |
c221daf2 | 615 | iwl_mvm_thermal_initialize(mvm, min_backoff); |
4fb06283 EH |
616 | |
617 | if (iwlwifi_mod_params.nvm_file) | |
e02a9d60 | 618 | mvm->nvm_file_name = iwlwifi_mod_params.nvm_file; |
4fb06283 EH |
619 | else |
620 | IWL_DEBUG_EEPROM(mvm->trans->dev, | |
621 | "working without external nvm file\n"); | |
9ee718aa | 622 | |
e02a9d60 | 623 | if (WARN(cfg->no_power_up_nic_in_init && !mvm->nvm_file_name, |
14b485f0 EH |
624 | "not allowing power-up and not having nvm_file\n")) |
625 | goto out_free; | |
626 | ||
81a67e32 | 627 | /* |
0ade579c | 628 | * Even if nvm exists in the nvm_file driver should read again the nvm |
14b485f0 EH |
629 | * from the nic because there might be entries that exist in the OTP |
630 | * and not in the file. | |
631 | * for nics with no_power_up_nic_in_init: rely completley on nvm_file | |
81a67e32 | 632 | */ |
e02a9d60 | 633 | if (cfg->no_power_up_nic_in_init && mvm->nvm_file_name) { |
14b485f0 | 634 | err = iwl_nvm_init(mvm, false); |
8c678ed4 EP |
635 | if (err) |
636 | goto out_free; | |
81a67e32 EL |
637 | } else { |
638 | err = iwl_trans_start_hw(mvm->trans); | |
639 | if (err) | |
640 | goto out_free; | |
641 | ||
642 | mutex_lock(&mvm->mutex); | |
08f0d23d | 643 | iwl_mvm_ref(mvm, IWL_MVM_REF_INIT_UCODE); |
81a67e32 | 644 | err = iwl_run_init_mvm_ucode(mvm, true); |
b93b1fe3 | 645 | if (!err || !iwlmvm_mod_params.init_dbg) |
fcb6b92a | 646 | iwl_mvm_stop_device(mvm); |
08f0d23d | 647 | iwl_mvm_unref(mvm, IWL_MVM_REF_INIT_UCODE); |
81a67e32 EL |
648 | mutex_unlock(&mvm->mutex); |
649 | /* returns 0 if successful, 1 if success but in rfkill */ | |
650 | if (err < 0 && !iwlmvm_mod_params.init_dbg) { | |
651 | IWL_ERR(mvm, "Failed to run INIT ucode: %d\n", err); | |
652 | goto out_free; | |
653 | } | |
8ca151b5 JB |
654 | } |
655 | ||
d2496221 | 656 | scan_size = iwl_mvm_scan_size(mvm); |
fb98be5e | 657 | |
8ca151b5 JB |
658 | mvm->scan_cmd = kmalloc(scan_size, GFP_KERNEL); |
659 | if (!mvm->scan_cmd) | |
660 | goto out_free; | |
661 | ||
5a4b2afa HD |
662 | /* Set EBS as successful as long as not stated otherwise by the FW. */ |
663 | mvm->last_ebs_successful = true; | |
664 | ||
8ca151b5 JB |
665 | err = iwl_mvm_mac_setup_register(mvm); |
666 | if (err) | |
667 | goto out_free; | |
668 | ||
669 | err = iwl_mvm_dbgfs_register(mvm, dbgfs_dir); | |
670 | if (err) | |
671 | goto out_unregister; | |
672 | ||
3848ab66 MG |
673 | memset(&mvm->rx_stats, 0, sizeof(struct mvm_statistics_rx)); |
674 | ||
33c85ead LC |
675 | /* The transport always starts with a taken reference, we can |
676 | * release it now if d0i3 is supported */ | |
677 | if (iwl_mvm_is_d0i3_supported(mvm)) | |
678 | iwl_trans_unref(mvm->trans); | |
7498cf4c | 679 | |
ce792918 GG |
680 | iwl_mvm_tof_init(mvm); |
681 | ||
43413a97 | 682 | /* init RSS hash key */ |
dd4d3161 | 683 | get_random_bytes(mvm->secret_key, sizeof(mvm->secret_key)); |
43413a97 | 684 | |
8ca151b5 JB |
685 | return op_mode; |
686 | ||
687 | out_unregister: | |
688 | ieee80211_unregister_hw(mvm->hw); | |
91b0d119 | 689 | iwl_mvm_leds_exit(mvm); |
c221daf2 | 690 | iwl_mvm_thermal_exit(mvm); |
8ca151b5 | 691 | out_free: |
dbf73d4a | 692 | flush_delayed_work(&mvm->fw_dump_wk); |
8ca151b5 JB |
693 | iwl_phy_db_free(mvm->phy_db); |
694 | kfree(mvm->scan_cmd); | |
e02a9d60 | 695 | if (!cfg->no_power_up_nic_in_init || !mvm->nvm_file_name) |
a4082843 | 696 | iwl_trans_op_mode_leave(trans); |
8ca151b5 JB |
697 | ieee80211_free_hw(mvm->hw); |
698 | return NULL; | |
699 | } | |
700 | ||
701 | static void iwl_op_mode_mvm_stop(struct iwl_op_mode *op_mode) | |
702 | { | |
703 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
704 | int i; | |
705 | ||
706 | iwl_mvm_leds_exit(mvm); | |
707 | ||
c221daf2 | 708 | iwl_mvm_thermal_exit(mvm); |
9ee718aa | 709 | |
8ca151b5 JB |
710 | ieee80211_unregister_hw(mvm->hw); |
711 | ||
712 | kfree(mvm->scan_cmd); | |
e59647ea EP |
713 | kfree(mvm->mcast_filter_cmd); |
714 | mvm->mcast_filter_cmd = NULL; | |
8ca151b5 | 715 | |
afc66bb7 JB |
716 | #if defined(CONFIG_PM_SLEEP) && defined(CONFIG_IWLWIFI_DEBUGFS) |
717 | kfree(mvm->d3_resume_sram); | |
718 | #endif | |
719 | ||
a4082843 | 720 | iwl_trans_op_mode_leave(mvm->trans); |
8ca151b5 JB |
721 | |
722 | iwl_phy_db_free(mvm->phy_db); | |
723 | mvm->phy_db = NULL; | |
724 | ||
8ca151b5 | 725 | iwl_free_nvm_data(mvm->nvm_data); |
ae2b21b0 | 726 | for (i = 0; i < NVM_MAX_NUM_SECTIONS; i++) |
8ca151b5 JB |
727 | kfree(mvm->nvm_sections[i].data); |
728 | ||
ce792918 GG |
729 | iwl_mvm_tof_clean(mvm); |
730 | ||
8ca151b5 JB |
731 | ieee80211_free_hw(mvm->hw); |
732 | } | |
733 | ||
734 | struct iwl_async_handler_entry { | |
735 | struct list_head list; | |
736 | struct iwl_rx_cmd_buffer rxb; | |
0416841d | 737 | void (*fn)(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb); |
8ca151b5 JB |
738 | }; |
739 | ||
740 | void iwl_mvm_async_handlers_purge(struct iwl_mvm *mvm) | |
741 | { | |
742 | struct iwl_async_handler_entry *entry, *tmp; | |
743 | ||
744 | spin_lock_bh(&mvm->async_handlers_lock); | |
745 | list_for_each_entry_safe(entry, tmp, &mvm->async_handlers_list, list) { | |
746 | iwl_free_rxb(&entry->rxb); | |
747 | list_del(&entry->list); | |
748 | kfree(entry); | |
749 | } | |
750 | spin_unlock_bh(&mvm->async_handlers_lock); | |
751 | } | |
752 | ||
753 | static void iwl_mvm_async_handlers_wk(struct work_struct *wk) | |
754 | { | |
755 | struct iwl_mvm *mvm = | |
756 | container_of(wk, struct iwl_mvm, async_handlers_wk); | |
757 | struct iwl_async_handler_entry *entry, *tmp; | |
758 | struct list_head local_list; | |
759 | ||
760 | INIT_LIST_HEAD(&local_list); | |
761 | ||
762 | /* Ensure that we are not in stop flow (check iwl_mvm_mac_stop) */ | |
763 | mutex_lock(&mvm->mutex); | |
764 | ||
765 | /* | |
766 | * Sync with Rx path with a lock. Remove all the entries from this list, | |
767 | * add them to a local one (lock free), and then handle them. | |
768 | */ | |
769 | spin_lock_bh(&mvm->async_handlers_lock); | |
770 | list_splice_init(&mvm->async_handlers_list, &local_list); | |
771 | spin_unlock_bh(&mvm->async_handlers_lock); | |
772 | ||
773 | list_for_each_entry_safe(entry, tmp, &local_list, list) { | |
0416841d | 774 | entry->fn(mvm, &entry->rxb); |
8ca151b5 JB |
775 | iwl_free_rxb(&entry->rxb); |
776 | list_del(&entry->list); | |
777 | kfree(entry); | |
778 | } | |
779 | mutex_unlock(&mvm->mutex); | |
780 | } | |
781 | ||
917f39bb EG |
782 | static inline void iwl_mvm_rx_check_trigger(struct iwl_mvm *mvm, |
783 | struct iwl_rx_packet *pkt) | |
784 | { | |
785 | struct iwl_fw_dbg_trigger_tlv *trig; | |
786 | struct iwl_fw_dbg_trigger_cmd *cmds_trig; | |
917f39bb EG |
787 | int i; |
788 | ||
789 | if (!iwl_fw_dbg_trigger_enabled(mvm->fw, FW_DBG_TRIGGER_FW_NOTIF)) | |
790 | return; | |
791 | ||
792 | trig = iwl_fw_dbg_get_trigger(mvm->fw, FW_DBG_TRIGGER_FW_NOTIF); | |
793 | cmds_trig = (void *)trig->data; | |
794 | ||
795 | if (!iwl_fw_dbg_trigger_check_stop(mvm, NULL, trig)) | |
796 | return; | |
797 | ||
798 | for (i = 0; i < ARRAY_SIZE(cmds_trig->cmds); i++) { | |
799 | /* don't collect on CMD 0 */ | |
800 | if (!cmds_trig->cmds[i].cmd_id) | |
801 | break; | |
802 | ||
0ab66e6d SS |
803 | if (cmds_trig->cmds[i].cmd_id != pkt->hdr.cmd || |
804 | cmds_trig->cmds[i].group_id != pkt->hdr.group_id) | |
917f39bb EG |
805 | continue; |
806 | ||
5d4f929e | 807 | iwl_mvm_fw_dbg_collect_trig(mvm, trig, |
0ab66e6d SS |
808 | "CMD 0x%02x.%02x received", |
809 | pkt->hdr.group_id, pkt->hdr.cmd); | |
917f39bb EG |
810 | break; |
811 | } | |
812 | } | |
813 | ||
0316d30e JB |
814 | static void iwl_mvm_rx_common(struct iwl_mvm *mvm, |
815 | struct iwl_rx_cmd_buffer *rxb, | |
816 | struct iwl_rx_packet *pkt) | |
8ca151b5 | 817 | { |
0316d30e | 818 | int i; |
1738d60b | 819 | |
917f39bb EG |
820 | iwl_mvm_rx_check_trigger(mvm, pkt); |
821 | ||
8ca151b5 JB |
822 | /* |
823 | * Do the notification wait before RX handlers so | |
824 | * even if the RX handler consumes the RXB we have | |
825 | * access to it in the notification wait entry. | |
826 | */ | |
827 | iwl_notification_wait_notify(&mvm->notif_wait, pkt); | |
828 | ||
829 | for (i = 0; i < ARRAY_SIZE(iwl_mvm_rx_handlers); i++) { | |
830 | const struct iwl_rx_handlers *rx_h = &iwl_mvm_rx_handlers[i]; | |
36eed56a EG |
831 | struct iwl_async_handler_entry *entry; |
832 | ||
1230b16b | 833 | if (rx_h->cmd_id != WIDE_ID(pkt->hdr.group_id, pkt->hdr.cmd)) |
36eed56a EG |
834 | continue; |
835 | ||
0416841d JB |
836 | if (!rx_h->async) { |
837 | rx_h->fn(mvm, rxb); | |
f7e6469f | 838 | return; |
0416841d | 839 | } |
36eed56a EG |
840 | |
841 | entry = kzalloc(sizeof(*entry), GFP_ATOMIC); | |
842 | /* we can't do much... */ | |
843 | if (!entry) | |
f7e6469f | 844 | return; |
36eed56a EG |
845 | |
846 | entry->rxb._page = rxb_steal_page(rxb); | |
847 | entry->rxb._offset = rxb->_offset; | |
848 | entry->rxb._rx_page_order = rxb->_rx_page_order; | |
849 | entry->fn = rx_h->fn; | |
850 | spin_lock(&mvm->async_handlers_lock); | |
851 | list_add_tail(&entry->list, &mvm->async_handlers_list); | |
852 | spin_unlock(&mvm->async_handlers_lock); | |
853 | schedule_work(&mvm->async_handlers_wk); | |
854 | break; | |
8ca151b5 | 855 | } |
8ca151b5 JB |
856 | } |
857 | ||
0316d30e JB |
858 | static void iwl_mvm_rx(struct iwl_op_mode *op_mode, |
859 | struct napi_struct *napi, | |
860 | struct iwl_rx_cmd_buffer *rxb) | |
861 | { | |
862 | struct iwl_rx_packet *pkt = rxb_addr(rxb); | |
863 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
864 | ||
865 | if (likely(pkt->hdr.cmd == REPLY_RX_MPDU_CMD)) | |
866 | iwl_mvm_rx_rx_mpdu(mvm, napi, rxb); | |
585a6fcc SS |
867 | else if (pkt->hdr.cmd == FRAME_RELEASE) |
868 | iwl_mvm_rx_frame_release(mvm, rxb, 0); | |
0316d30e JB |
869 | else if (pkt->hdr.cmd == REPLY_RX_PHY_CMD) |
870 | iwl_mvm_rx_rx_phy_cmd(mvm, rxb); | |
871 | else | |
872 | iwl_mvm_rx_common(mvm, rxb, pkt); | |
873 | } | |
874 | ||
875 | static void iwl_mvm_rx_mq(struct iwl_op_mode *op_mode, | |
876 | struct napi_struct *napi, | |
877 | struct iwl_rx_cmd_buffer *rxb) | |
878 | { | |
879 | struct iwl_rx_packet *pkt = rxb_addr(rxb); | |
880 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
881 | ||
882 | if (likely(pkt->hdr.cmd == REPLY_RX_MPDU_CMD)) | |
780e87c2 | 883 | iwl_mvm_rx_mpdu_mq(mvm, napi, rxb, 0); |
0316d30e | 884 | else if (pkt->hdr.cmd == REPLY_RX_PHY_CMD) |
780e87c2 | 885 | iwl_mvm_rx_phy_cmd_mq(mvm, rxb); |
94bb4481 SS |
886 | else if (unlikely(pkt->hdr.group_id == DATA_PATH_GROUP && |
887 | pkt->hdr.cmd == RX_QUEUES_NOTIFICATION)) | |
888 | iwl_mvm_rx_queue_notif(mvm, rxb, 0); | |
0316d30e JB |
889 | else |
890 | iwl_mvm_rx_common(mvm, rxb, pkt); | |
891 | } | |
892 | ||
8ca151b5 JB |
893 | static void iwl_mvm_stop_sw_queue(struct iwl_op_mode *op_mode, int queue) |
894 | { | |
895 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
4ecafae9 LK |
896 | unsigned long mq; |
897 | int q; | |
8ca151b5 | 898 | |
4ecafae9 LK |
899 | spin_lock_bh(&mvm->queue_info_lock); |
900 | mq = mvm->queue_info[queue].hw_queue_to_mac80211; | |
901 | spin_unlock_bh(&mvm->queue_info_lock); | |
8ca151b5 | 902 | |
4ecafae9 | 903 | if (WARN_ON_ONCE(!mq)) |
8ca151b5 | 904 | return; |
8ca151b5 | 905 | |
4ecafae9 LK |
906 | for_each_set_bit(q, &mq, IEEE80211_MAX_QUEUES) { |
907 | if (atomic_inc_return(&mvm->mac80211_queue_stop_count[q]) > 1) { | |
908 | IWL_DEBUG_TX_QUEUES(mvm, | |
909 | "queue %d (mac80211 %d) already stopped\n", | |
910 | queue, q); | |
911 | continue; | |
912 | } | |
913 | ||
914 | ieee80211_stop_queue(mvm->hw, q); | |
915 | } | |
8ca151b5 JB |
916 | } |
917 | ||
156f92f2 EG |
918 | static void iwl_mvm_async_cb(struct iwl_op_mode *op_mode, |
919 | const struct iwl_device_cmd *cmd) | |
920 | { | |
921 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
922 | ||
923 | /* | |
924 | * For now, we only set the CMD_WANT_ASYNC_CALLBACK for ADD_STA | |
925 | * commands that need to block the Tx queues. | |
926 | */ | |
927 | iwl_trans_block_txq_ptrs(mvm->trans, false); | |
928 | } | |
929 | ||
8ca151b5 JB |
930 | static void iwl_mvm_wake_sw_queue(struct iwl_op_mode *op_mode, int queue) |
931 | { | |
932 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
4ecafae9 LK |
933 | unsigned long mq; |
934 | int q; | |
8ca151b5 | 935 | |
4ecafae9 LK |
936 | spin_lock_bh(&mvm->queue_info_lock); |
937 | mq = mvm->queue_info[queue].hw_queue_to_mac80211; | |
938 | spin_unlock_bh(&mvm->queue_info_lock); | |
8ca151b5 | 939 | |
4ecafae9 | 940 | if (WARN_ON_ONCE(!mq)) |
8ca151b5 | 941 | return; |
8ca151b5 | 942 | |
4ecafae9 LK |
943 | for_each_set_bit(q, &mq, IEEE80211_MAX_QUEUES) { |
944 | if (atomic_dec_return(&mvm->mac80211_queue_stop_count[q]) > 0) { | |
945 | IWL_DEBUG_TX_QUEUES(mvm, | |
946 | "queue %d (mac80211 %d) still stopped\n", | |
947 | queue, q); | |
948 | continue; | |
949 | } | |
950 | ||
951 | ieee80211_wake_queue(mvm->hw, q); | |
952 | } | |
8ca151b5 JB |
953 | } |
954 | ||
9ee718aa EL |
955 | void iwl_mvm_set_hw_ctkill_state(struct iwl_mvm *mvm, bool state) |
956 | { | |
957 | if (state) | |
958 | set_bit(IWL_MVM_STATUS_HW_CTKILL, &mvm->status); | |
959 | else | |
960 | clear_bit(IWL_MVM_STATUS_HW_CTKILL, &mvm->status); | |
961 | ||
962 | wiphy_rfkill_set_hw_state(mvm->hw->wiphy, iwl_mvm_is_radio_killed(mvm)); | |
963 | } | |
964 | ||
14cfca71 | 965 | static bool iwl_mvm_set_hw_rfkill_state(struct iwl_op_mode *op_mode, bool state) |
8ca151b5 JB |
966 | { |
967 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
31b8b343 | 968 | bool calibrating = ACCESS_ONCE(mvm->calibrating); |
8ca151b5 JB |
969 | |
970 | if (state) | |
971 | set_bit(IWL_MVM_STATUS_HW_RFKILL, &mvm->status); | |
972 | else | |
973 | clear_bit(IWL_MVM_STATUS_HW_RFKILL, &mvm->status); | |
974 | ||
9ee718aa | 975 | wiphy_rfkill_set_hw_state(mvm->hw->wiphy, iwl_mvm_is_radio_killed(mvm)); |
14cfca71 | 976 | |
31b8b343 EG |
977 | /* iwl_run_init_mvm_ucode is waiting for results, abort it */ |
978 | if (calibrating) | |
979 | iwl_abort_notification_waits(&mvm->notif_wait); | |
980 | ||
981 | /* | |
982 | * Stop the device if we run OPERATIONAL firmware or if we are in the | |
983 | * middle of the calibrations. | |
984 | */ | |
985 | return state && (mvm->cur_ucode != IWL_UCODE_INIT || calibrating); | |
8ca151b5 JB |
986 | } |
987 | ||
988 | static void iwl_mvm_free_skb(struct iwl_op_mode *op_mode, struct sk_buff *skb) | |
989 | { | |
990 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
991 | struct ieee80211_tx_info *info; | |
992 | ||
993 | info = IEEE80211_SKB_CB(skb); | |
994 | iwl_trans_free_tx_cmd(mvm->trans, info->driver_data[1]); | |
995 | ieee80211_free_txskb(mvm->hw, skb); | |
996 | } | |
997 | ||
ac1ed416 JB |
998 | struct iwl_mvm_reprobe { |
999 | struct device *dev; | |
1000 | struct work_struct work; | |
1001 | }; | |
1002 | ||
1003 | static void iwl_mvm_reprobe_wk(struct work_struct *wk) | |
1004 | { | |
1005 | struct iwl_mvm_reprobe *reprobe; | |
1006 | ||
1007 | reprobe = container_of(wk, struct iwl_mvm_reprobe, work); | |
1008 | if (device_reprobe(reprobe->dev)) | |
1009 | dev_err(reprobe->dev, "reprobe failed!\n"); | |
1010 | kfree(reprobe); | |
1011 | module_put(THIS_MODULE); | |
1012 | } | |
1013 | ||
4bfa47f3 EG |
1014 | static void iwl_mvm_fw_error_dump_wk(struct work_struct *work) |
1015 | { | |
1016 | struct iwl_mvm *mvm = | |
d2709ad7 | 1017 | container_of(work, struct iwl_mvm, fw_dump_wk.work); |
4bfa47f3 | 1018 | |
fb2380a2 LK |
1019 | if (iwl_mvm_ref_sync(mvm, IWL_MVM_REF_FW_DBG_COLLECT)) |
1020 | return; | |
1021 | ||
4bfa47f3 | 1022 | mutex_lock(&mvm->mutex); |
145d90b6 EG |
1023 | |
1024 | /* stop recording */ | |
1025 | if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_7000) { | |
1026 | iwl_set_bits_prph(mvm->trans, MON_BUFF_SAMPLE_CTL, 0x100); | |
1027 | } else { | |
1028 | iwl_write_prph(mvm->trans, DBGC_IN_SAMPLE, 0); | |
1029 | /* wait before we collect the data till the DBGC stop */ | |
1030 | udelay(100); | |
1031 | } | |
1032 | ||
4bfa47f3 | 1033 | iwl_mvm_fw_error_dump(mvm); |
e66e0b70 EG |
1034 | |
1035 | /* start recording again if the firmware is not crashed */ | |
1036 | WARN_ON_ONCE((!test_bit(STATUS_FW_ERROR, &mvm->trans->status)) && | |
9beda940 EG |
1037 | mvm->fw->dbg_dest_tlv && |
1038 | iwl_mvm_start_fw_dbg_conf(mvm, mvm->fw_dbg_conf)); | |
e66e0b70 | 1039 | |
4bfa47f3 | 1040 | mutex_unlock(&mvm->mutex); |
fb2380a2 LK |
1041 | |
1042 | iwl_mvm_unref(mvm, IWL_MVM_REF_FW_DBG_COLLECT); | |
4bfa47f3 EG |
1043 | } |
1044 | ||
b08c1d97 | 1045 | void iwl_mvm_nic_restart(struct iwl_mvm *mvm, bool fw_error) |
8ca151b5 | 1046 | { |
8ca151b5 JB |
1047 | iwl_abort_notification_waits(&mvm->notif_wait); |
1048 | ||
992f81fc DS |
1049 | /* |
1050 | * This is a bit racy, but worst case we tell mac80211 about | |
1051 | * a stopped/aborted scan when that was already done which | |
1052 | * is not a problem. It is necessary to abort any os scan | |
1053 | * here because mac80211 requires having the scan cleared | |
1054 | * before restarting. | |
1055 | * We'll reset the scan_status to NONE in restart cleanup in | |
1056 | * the next start() call from mac80211. If restart isn't called | |
1057 | * (no fw restart) scan status will stay busy. | |
1058 | */ | |
4ffb3650 | 1059 | iwl_mvm_report_scan_aborted(mvm); |
992f81fc | 1060 | |
8ca151b5 JB |
1061 | /* |
1062 | * If we're restarting already, don't cycle restarts. | |
1063 | * If INIT fw asserted, it will likely fail again. | |
1064 | * If WoWLAN fw asserted, don't restart either, mac80211 | |
1065 | * can't recover this since we're already half suspended. | |
1066 | */ | |
60f1071c | 1067 | if (!mvm->restart_fw && fw_error) { |
36fb9017 OG |
1068 | iwl_mvm_fw_dbg_collect_desc(mvm, &iwl_mvm_dump_desc_assert, |
1069 | NULL); | |
60f1071c LC |
1070 | } else if (test_and_set_bit(IWL_MVM_STATUS_IN_HW_RESTART, |
1071 | &mvm->status)) { | |
ac1ed416 JB |
1072 | struct iwl_mvm_reprobe *reprobe; |
1073 | ||
1074 | IWL_ERR(mvm, | |
1075 | "Firmware error during reconfiguration - reprobe!\n"); | |
1076 | ||
1077 | /* | |
1078 | * get a module reference to avoid doing this while unloading | |
1079 | * anyway and to avoid scheduling a work with code that's | |
1080 | * being removed. | |
1081 | */ | |
1082 | if (!try_module_get(THIS_MODULE)) { | |
1083 | IWL_ERR(mvm, "Module is being unloaded - abort\n"); | |
1084 | return; | |
1085 | } | |
1086 | ||
1087 | reprobe = kzalloc(sizeof(*reprobe), GFP_ATOMIC); | |
1088 | if (!reprobe) { | |
1089 | module_put(THIS_MODULE); | |
1090 | return; | |
1091 | } | |
1092 | reprobe->dev = mvm->trans->dev; | |
1093 | INIT_WORK(&reprobe->work, iwl_mvm_reprobe_wk); | |
1094 | schedule_work(&reprobe->work); | |
60f1071c | 1095 | } else if (mvm->cur_ucode == IWL_UCODE_REGULAR) { |
7498cf4c EP |
1096 | /* don't let the transport/FW power down */ |
1097 | iwl_mvm_ref(mvm, IWL_MVM_REF_UCODE_DOWN); | |
1098 | ||
b08c1d97 | 1099 | if (fw_error && mvm->restart_fw > 0) |
291aa7c4 | 1100 | mvm->restart_fw--; |
8ca151b5 JB |
1101 | ieee80211_restart_hw(mvm->hw); |
1102 | } | |
1103 | } | |
1104 | ||
715c998f EG |
1105 | static void iwl_mvm_nic_error(struct iwl_op_mode *op_mode) |
1106 | { | |
1107 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
1108 | ||
1109 | iwl_mvm_dump_nic_error_log(mvm); | |
1bd3cbc1 | 1110 | |
b08c1d97 | 1111 | iwl_mvm_nic_restart(mvm, true); |
715c998f EG |
1112 | } |
1113 | ||
8ca151b5 JB |
1114 | static void iwl_mvm_cmd_queue_full(struct iwl_op_mode *op_mode) |
1115 | { | |
715c998f EG |
1116 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); |
1117 | ||
8ca151b5 | 1118 | WARN_ON(1); |
b08c1d97 | 1119 | iwl_mvm_nic_restart(mvm, true); |
8ca151b5 JB |
1120 | } |
1121 | ||
37577fe2 EP |
1122 | struct iwl_d0i3_iter_data { |
1123 | struct iwl_mvm *mvm; | |
a3f7ba5c | 1124 | struct ieee80211_vif *connected_vif; |
37577fe2 EP |
1125 | u8 ap_sta_id; |
1126 | u8 vif_count; | |
b2492501 AN |
1127 | u8 offloading_tid; |
1128 | bool disable_offloading; | |
37577fe2 EP |
1129 | }; |
1130 | ||
b2492501 AN |
1131 | static bool iwl_mvm_disallow_offloading(struct iwl_mvm *mvm, |
1132 | struct ieee80211_vif *vif, | |
1133 | struct iwl_d0i3_iter_data *iter_data) | |
1134 | { | |
1135 | struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif); | |
1136 | struct ieee80211_sta *ap_sta; | |
1137 | struct iwl_mvm_sta *mvmsta; | |
1138 | u32 available_tids = 0; | |
1139 | u8 tid; | |
1140 | ||
1141 | if (WARN_ON(vif->type != NL80211_IFTYPE_STATION || | |
1142 | mvmvif->ap_sta_id == IWL_MVM_STATION_COUNT)) | |
1143 | return false; | |
1144 | ||
1145 | ap_sta = rcu_dereference(mvm->fw_id_to_mac_id[mvmvif->ap_sta_id]); | |
1146 | if (IS_ERR_OR_NULL(ap_sta)) | |
1147 | return false; | |
1148 | ||
1149 | mvmsta = iwl_mvm_sta_from_mac80211(ap_sta); | |
1150 | spin_lock_bh(&mvmsta->lock); | |
1151 | for (tid = 0; tid < IWL_MAX_TID_COUNT; tid++) { | |
1152 | struct iwl_mvm_tid_data *tid_data = &mvmsta->tid_data[tid]; | |
1153 | ||
1154 | /* | |
1155 | * in case of pending tx packets, don't use this tid | |
1156 | * for offloading in order to prevent reuse of the same | |
1157 | * qos seq counters. | |
1158 | */ | |
1159 | if (iwl_mvm_tid_queued(tid_data)) | |
1160 | continue; | |
1161 | ||
1162 | if (tid_data->state != IWL_AGG_OFF) | |
1163 | continue; | |
1164 | ||
1165 | available_tids |= BIT(tid); | |
1166 | } | |
1167 | spin_unlock_bh(&mvmsta->lock); | |
1168 | ||
1169 | /* | |
1170 | * disallow protocol offloading if we have no available tid | |
1171 | * (with no pending frames and no active aggregation, | |
1172 | * as we don't handle "holes" properly - the scheduler needs the | |
1173 | * frame's seq number and TFD index to match) | |
1174 | */ | |
1175 | if (!available_tids) | |
1176 | return true; | |
1177 | ||
1178 | /* for simplicity, just use the first available tid */ | |
1179 | iter_data->offloading_tid = ffs(available_tids) - 1; | |
1180 | return false; | |
1181 | } | |
1182 | ||
d6230972 EP |
1183 | static void iwl_mvm_enter_d0i3_iterator(void *_data, u8 *mac, |
1184 | struct ieee80211_vif *vif) | |
1185 | { | |
37577fe2 EP |
1186 | struct iwl_d0i3_iter_data *data = _data; |
1187 | struct iwl_mvm *mvm = data->mvm; | |
1188 | struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif); | |
d6230972 EP |
1189 | u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE; |
1190 | ||
1191 | IWL_DEBUG_RPM(mvm, "entering D0i3 - vif %pM\n", vif->addr); | |
1192 | if (vif->type != NL80211_IFTYPE_STATION || | |
1193 | !vif->bss_conf.assoc) | |
1194 | return; | |
1195 | ||
b2492501 AN |
1196 | /* |
1197 | * in case of pending tx packets or active aggregations, | |
1198 | * avoid offloading features in order to prevent reuse of | |
1199 | * the same qos seq counters. | |
1200 | */ | |
1201 | if (iwl_mvm_disallow_offloading(mvm, vif, data)) | |
1202 | data->disable_offloading = true; | |
1203 | ||
d6230972 | 1204 | iwl_mvm_update_d0i3_power_mode(mvm, vif, true, flags); |
c97dab40 SS |
1205 | iwl_mvm_send_proto_offload(mvm, vif, data->disable_offloading, |
1206 | false, flags); | |
d6230972 EP |
1207 | |
1208 | /* | |
1209 | * on init/association, mvm already configures POWER_TABLE_CMD | |
1210 | * and REPLY_MCAST_FILTER_CMD, so currently don't | |
1211 | * reconfigure them (we might want to use different | |
1212 | * params later on, though). | |
1213 | */ | |
37577fe2 EP |
1214 | data->ap_sta_id = mvmvif->ap_sta_id; |
1215 | data->vif_count++; | |
a3f7ba5c EP |
1216 | |
1217 | /* | |
1218 | * no new commands can be sent at this stage, so it's safe | |
1219 | * to save the vif pointer during d0i3 entrance. | |
1220 | */ | |
1221 | data->connected_vif = vif; | |
d6230972 EP |
1222 | } |
1223 | ||
1a95c8df | 1224 | static void iwl_mvm_set_wowlan_data(struct iwl_mvm *mvm, |
c8b06a99 | 1225 | struct iwl_wowlan_config_cmd *cmd, |
1a95c8df EP |
1226 | struct iwl_d0i3_iter_data *iter_data) |
1227 | { | |
1228 | struct ieee80211_sta *ap_sta; | |
1229 | struct iwl_mvm_sta *mvm_ap_sta; | |
1230 | ||
1231 | if (iter_data->ap_sta_id == IWL_MVM_STATION_COUNT) | |
1232 | return; | |
1233 | ||
1234 | rcu_read_lock(); | |
1235 | ||
1236 | ap_sta = rcu_dereference(mvm->fw_id_to_mac_id[iter_data->ap_sta_id]); | |
1237 | if (IS_ERR_OR_NULL(ap_sta)) | |
1238 | goto out; | |
1239 | ||
1240 | mvm_ap_sta = iwl_mvm_sta_from_mac80211(ap_sta); | |
c8b06a99 | 1241 | cmd->is_11n_connection = ap_sta->ht_cap.ht_supported; |
b2492501 | 1242 | cmd->offloading_tid = iter_data->offloading_tid; |
70b4c536 | 1243 | cmd->flags = ENABLE_L3_FILTERING | ENABLE_NBNS_FILTERING | |
0db056d3 | 1244 | ENABLE_DHCP_FILTERING | ENABLE_STORE_BEACON; |
1a95c8df EP |
1245 | /* |
1246 | * The d0i3 uCode takes care of the nonqos counters, | |
1247 | * so configure only the qos seq ones. | |
1248 | */ | |
c8b06a99 | 1249 | iwl_mvm_set_wowlan_qos_seq(mvm_ap_sta, cmd); |
1a95c8df EP |
1250 | out: |
1251 | rcu_read_unlock(); | |
1252 | } | |
6735943f EP |
1253 | |
1254 | int iwl_mvm_enter_d0i3(struct iwl_op_mode *op_mode) | |
b3370d47 EP |
1255 | { |
1256 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
98ee7783 | 1257 | u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE; |
b77f06d9 | 1258 | int ret; |
37577fe2 EP |
1259 | struct iwl_d0i3_iter_data d0i3_iter_data = { |
1260 | .mvm = mvm, | |
1261 | }; | |
c8b06a99 EG |
1262 | struct iwl_wowlan_config_cmd wowlan_config_cmd = { |
1263 | .wakeup_filter = cpu_to_le32(IWL_WOWLAN_WAKEUP_RX_FRAME | | |
1264 | IWL_WOWLAN_WAKEUP_BEACON_MISS | | |
0db056d3 | 1265 | IWL_WOWLAN_WAKEUP_LINK_CHANGE), |
b77f06d9 | 1266 | }; |
98ee7783 AN |
1267 | struct iwl_d3_manager_config d3_cfg_cmd = { |
1268 | .min_sleep_time = cpu_to_le32(1000), | |
d9f1fc20 | 1269 | .wakeup_flags = cpu_to_le32(IWL_WAKEUP_D3_CONFIG_FW_ERROR), |
98ee7783 | 1270 | }; |
b3370d47 EP |
1271 | |
1272 | IWL_DEBUG_RPM(mvm, "MVM entering D0i3\n"); | |
98ee7783 | 1273 | |
08f0d23d EP |
1274 | if (WARN_ON_ONCE(mvm->cur_ucode != IWL_UCODE_REGULAR)) |
1275 | return -EINVAL; | |
1276 | ||
b2492501 | 1277 | set_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status); |
b2492501 | 1278 | |
f4cf8680 EP |
1279 | /* |
1280 | * iwl_mvm_ref_sync takes a reference before checking the flag. | |
1281 | * so by checking there is no held reference we prevent a state | |
1282 | * in which iwl_mvm_ref_sync continues successfully while we | |
1283 | * configure the firmware to enter d0i3 | |
1284 | */ | |
1285 | if (iwl_mvm_ref_taken(mvm)) { | |
1286 | IWL_DEBUG_RPM(mvm->trans, "abort d0i3 due to taken ref\n"); | |
1287 | clear_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status); | |
caf1578a | 1288 | wake_up(&mvm->d0i3_exit_waitq); |
f4cf8680 EP |
1289 | return 1; |
1290 | } | |
1291 | ||
d6230972 EP |
1292 | ieee80211_iterate_active_interfaces_atomic(mvm->hw, |
1293 | IEEE80211_IFACE_ITER_NORMAL, | |
1294 | iwl_mvm_enter_d0i3_iterator, | |
37577fe2 EP |
1295 | &d0i3_iter_data); |
1296 | if (d0i3_iter_data.vif_count == 1) { | |
1297 | mvm->d0i3_ap_sta_id = d0i3_iter_data.ap_sta_id; | |
b2492501 | 1298 | mvm->d0i3_offloading = !d0i3_iter_data.disable_offloading; |
37577fe2 EP |
1299 | } else { |
1300 | WARN_ON_ONCE(d0i3_iter_data.vif_count > 1); | |
1301 | mvm->d0i3_ap_sta_id = IWL_MVM_STATION_COUNT; | |
b2492501 | 1302 | mvm->d0i3_offloading = false; |
37577fe2 | 1303 | } |
d6230972 | 1304 | |
ecc7c518 EG |
1305 | /* make sure we have no running tx while configuring the seqno */ |
1306 | synchronize_net(); | |
1307 | ||
eb3908d3 LC |
1308 | /* Flush the hw queues, in case something got queued during entry */ |
1309 | ret = iwl_mvm_flush_tx_path(mvm, iwl_mvm_flushable_queues(mvm), flags); | |
1310 | if (ret) | |
1311 | return ret; | |
1312 | ||
183edd84 EP |
1313 | /* configure wowlan configuration only if needed */ |
1314 | if (mvm->d0i3_ap_sta_id != IWL_MVM_STATION_COUNT) { | |
0db056d3 SS |
1315 | /* wake on beacons only if beacon storing isn't supported */ |
1316 | if (!fw_has_capa(&mvm->fw->ucode_capa, | |
1317 | IWL_UCODE_TLV_CAPA_BEACON_STORING)) | |
1318 | wowlan_config_cmd.wakeup_filter |= | |
1319 | cpu_to_le32(IWL_WOWLAN_WAKEUP_BCN_FILTERING); | |
1320 | ||
a3f7ba5c EP |
1321 | iwl_mvm_wowlan_config_key_params(mvm, |
1322 | d0i3_iter_data.connected_vif, | |
1323 | true, flags); | |
1324 | ||
183edd84 EP |
1325 | iwl_mvm_set_wowlan_data(mvm, &wowlan_config_cmd, |
1326 | &d0i3_iter_data); | |
1327 | ||
1328 | ret = iwl_mvm_send_cmd_pdu(mvm, WOWLAN_CONFIGURATION, flags, | |
1329 | sizeof(wowlan_config_cmd), | |
1330 | &wowlan_config_cmd); | |
1331 | if (ret) | |
1332 | return ret; | |
1333 | } | |
b77f06d9 | 1334 | |
98ee7783 AN |
1335 | return iwl_mvm_send_cmd_pdu(mvm, D3_CONFIG_CMD, |
1336 | flags | CMD_MAKE_TRANS_IDLE, | |
1337 | sizeof(d3_cfg_cmd), &d3_cfg_cmd); | |
b3370d47 EP |
1338 | } |
1339 | ||
d6230972 EP |
1340 | static void iwl_mvm_exit_d0i3_iterator(void *_data, u8 *mac, |
1341 | struct ieee80211_vif *vif) | |
1342 | { | |
1343 | struct iwl_mvm *mvm = _data; | |
1344 | u32 flags = CMD_ASYNC | CMD_HIGH_PRIO; | |
1345 | ||
1346 | IWL_DEBUG_RPM(mvm, "exiting D0i3 - vif %pM\n", vif->addr); | |
1347 | if (vif->type != NL80211_IFTYPE_STATION || | |
1348 | !vif->bss_conf.assoc) | |
1349 | return; | |
1350 | ||
1351 | iwl_mvm_update_d0i3_power_mode(mvm, vif, false, flags); | |
1352 | } | |
1353 | ||
a3f7ba5c | 1354 | struct iwl_mvm_d0i3_exit_work_iter_data { |
b3df2247 | 1355 | struct iwl_mvm *mvm; |
a3f7ba5c | 1356 | struct iwl_wowlan_status *status; |
b3df2247 DS |
1357 | u32 wakeup_reasons; |
1358 | }; | |
1359 | ||
a3f7ba5c EP |
1360 | static void iwl_mvm_d0i3_exit_work_iter(void *_data, u8 *mac, |
1361 | struct ieee80211_vif *vif) | |
37577fe2 | 1362 | { |
a3f7ba5c | 1363 | struct iwl_mvm_d0i3_exit_work_iter_data *data = _data; |
37577fe2 | 1364 | struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif); |
a3f7ba5c | 1365 | u32 reasons = data->wakeup_reasons; |
37577fe2 | 1366 | |
a3f7ba5c EP |
1367 | /* consider only the relevant station interface */ |
1368 | if (vif->type != NL80211_IFTYPE_STATION || !vif->bss_conf.assoc || | |
1369 | data->mvm->d0i3_ap_sta_id != mvmvif->ap_sta_id) | |
1370 | return; | |
1371 | ||
1372 | if (reasons & IWL_WOWLAN_WAKEUP_BY_DISCONNECTION_ON_DEAUTH) | |
1373 | iwl_mvm_connection_loss(data->mvm, vif, "D0i3"); | |
1374 | else if (reasons & IWL_WOWLAN_WAKEUP_BY_DISCONNECTION_ON_MISSED_BEACON) | |
1375 | ieee80211_beacon_loss(vif); | |
1376 | else | |
1377 | iwl_mvm_d0i3_update_keys(data->mvm, vif, data->status); | |
37577fe2 EP |
1378 | } |
1379 | ||
b2492501 AN |
1380 | void iwl_mvm_d0i3_enable_tx(struct iwl_mvm *mvm, __le16 *qos_seq) |
1381 | { | |
1382 | struct ieee80211_sta *sta = NULL; | |
1383 | struct iwl_mvm_sta *mvm_ap_sta; | |
1384 | int i; | |
1385 | bool wake_queues = false; | |
1386 | ||
1387 | lockdep_assert_held(&mvm->mutex); | |
1388 | ||
1389 | spin_lock_bh(&mvm->d0i3_tx_lock); | |
1390 | ||
1391 | if (mvm->d0i3_ap_sta_id == IWL_MVM_STATION_COUNT) | |
1392 | goto out; | |
1393 | ||
1394 | IWL_DEBUG_RPM(mvm, "re-enqueue packets\n"); | |
1395 | ||
1396 | /* get the sta in order to update seq numbers and re-enqueue skbs */ | |
1397 | sta = rcu_dereference_protected( | |
1398 | mvm->fw_id_to_mac_id[mvm->d0i3_ap_sta_id], | |
1399 | lockdep_is_held(&mvm->mutex)); | |
1400 | ||
1401 | if (IS_ERR_OR_NULL(sta)) { | |
1402 | sta = NULL; | |
1403 | goto out; | |
1404 | } | |
1405 | ||
1406 | if (mvm->d0i3_offloading && qos_seq) { | |
1407 | /* update qos seq numbers if offloading was enabled */ | |
9d8ce6af | 1408 | mvm_ap_sta = iwl_mvm_sta_from_mac80211(sta); |
b2492501 AN |
1409 | for (i = 0; i < IWL_MAX_TID_COUNT; i++) { |
1410 | u16 seq = le16_to_cpu(qos_seq[i]); | |
1411 | /* firmware stores last-used one, we store next one */ | |
1412 | seq += 0x10; | |
1413 | mvm_ap_sta->tid_data[i].seq_number = seq; | |
1414 | } | |
1415 | } | |
1416 | out: | |
1417 | /* re-enqueue (or drop) all packets */ | |
1418 | while (!skb_queue_empty(&mvm->d0i3_tx)) { | |
1419 | struct sk_buff *skb = __skb_dequeue(&mvm->d0i3_tx); | |
1420 | ||
1421 | if (!sta || iwl_mvm_tx_skb(mvm, skb, sta)) | |
1422 | ieee80211_free_txskb(mvm->hw, skb); | |
1423 | ||
1424 | /* if the skb_queue is not empty, we need to wake queues */ | |
1425 | wake_queues = true; | |
1426 | } | |
1427 | clear_bit(IWL_MVM_STATUS_IN_D0I3, &mvm->status); | |
1428 | wake_up(&mvm->d0i3_exit_waitq); | |
1429 | mvm->d0i3_ap_sta_id = IWL_MVM_STATION_COUNT; | |
1430 | if (wake_queues) | |
1431 | ieee80211_wake_queues(mvm->hw); | |
1432 | ||
1433 | spin_unlock_bh(&mvm->d0i3_tx_lock); | |
1434 | } | |
1435 | ||
37577fe2 EP |
1436 | static void iwl_mvm_d0i3_exit_work(struct work_struct *wk) |
1437 | { | |
1438 | struct iwl_mvm *mvm = container_of(wk, struct iwl_mvm, d0i3_exit_work); | |
1439 | struct iwl_host_cmd get_status_cmd = { | |
1440 | .id = WOWLAN_GET_STATUSES, | |
a1022927 | 1441 | .flags = CMD_HIGH_PRIO | CMD_WANT_SKB, |
37577fe2 | 1442 | }; |
a3f7ba5c EP |
1443 | struct iwl_mvm_d0i3_exit_work_iter_data iter_data = { |
1444 | .mvm = mvm, | |
1445 | }; | |
1446 | ||
3afec639 | 1447 | struct iwl_wowlan_status *status; |
37577fe2 | 1448 | int ret; |
a3f7ba5c | 1449 | u32 wakeup_reasons = 0; |
b2492501 | 1450 | __le16 *qos_seq = NULL; |
37577fe2 EP |
1451 | |
1452 | mutex_lock(&mvm->mutex); | |
1453 | ret = iwl_mvm_send_cmd(mvm, &get_status_cmd); | |
1454 | if (ret) | |
1455 | goto out; | |
1456 | ||
1457 | if (!get_status_cmd.resp_pkt) | |
1458 | goto out; | |
1459 | ||
1460 | status = (void *)get_status_cmd.resp_pkt->data; | |
1461 | wakeup_reasons = le32_to_cpu(status->wakeup_reasons); | |
b2492501 | 1462 | qos_seq = status->qos_seq_ctr; |
37577fe2 EP |
1463 | |
1464 | IWL_DEBUG_RPM(mvm, "wakeup reasons: 0x%x\n", wakeup_reasons); | |
1465 | ||
a3f7ba5c EP |
1466 | iter_data.wakeup_reasons = wakeup_reasons; |
1467 | iter_data.status = status; | |
1468 | ieee80211_iterate_active_interfaces(mvm->hw, | |
1469 | IEEE80211_IFACE_ITER_NORMAL, | |
1470 | iwl_mvm_d0i3_exit_work_iter, | |
1471 | &iter_data); | |
37577fe2 | 1472 | out: |
b2492501 | 1473 | iwl_mvm_d0i3_enable_tx(mvm, qos_seq); |
47c8b154 | 1474 | |
7c014e35 EP |
1475 | IWL_DEBUG_INFO(mvm, "d0i3 exit completed (wakeup reasons: 0x%x)\n", |
1476 | wakeup_reasons); | |
1477 | ||
e5629be7 EP |
1478 | /* qos_seq might point inside resp_pkt, so free it only now */ |
1479 | if (get_status_cmd.resp_pkt) | |
1480 | iwl_free_resp(&get_status_cmd); | |
1481 | ||
47c8b154 JD |
1482 | /* the FW might have updated the regdomain */ |
1483 | iwl_mvm_update_changed_regdom(mvm); | |
1484 | ||
d15a747f | 1485 | iwl_mvm_unref(mvm, IWL_MVM_REF_EXIT_WORK); |
37577fe2 EP |
1486 | mutex_unlock(&mvm->mutex); |
1487 | } | |
1488 | ||
d15a747f | 1489 | int _iwl_mvm_exit_d0i3(struct iwl_mvm *mvm) |
b3370d47 | 1490 | { |
98ee7783 AN |
1491 | u32 flags = CMD_ASYNC | CMD_HIGH_PRIO | CMD_SEND_IN_IDLE | |
1492 | CMD_WAKE_UP_TRANS; | |
d6230972 | 1493 | int ret; |
b3370d47 EP |
1494 | |
1495 | IWL_DEBUG_RPM(mvm, "MVM exiting D0i3\n"); | |
98ee7783 | 1496 | |
08f0d23d EP |
1497 | if (WARN_ON_ONCE(mvm->cur_ucode != IWL_UCODE_REGULAR)) |
1498 | return -EINVAL; | |
1499 | ||
d15a747f EP |
1500 | mutex_lock(&mvm->d0i3_suspend_mutex); |
1501 | if (test_bit(D0I3_DEFER_WAKEUP, &mvm->d0i3_suspend_flags)) { | |
1502 | IWL_DEBUG_RPM(mvm, "Deferring d0i3 exit until resume\n"); | |
1503 | __set_bit(D0I3_PENDING_WAKEUP, &mvm->d0i3_suspend_flags); | |
1504 | mutex_unlock(&mvm->d0i3_suspend_mutex); | |
1505 | return 0; | |
1506 | } | |
1507 | mutex_unlock(&mvm->d0i3_suspend_mutex); | |
1508 | ||
d6230972 EP |
1509 | ret = iwl_mvm_send_cmd_pdu(mvm, D0I3_END_CMD, flags, 0, NULL); |
1510 | if (ret) | |
37577fe2 | 1511 | goto out; |
d6230972 EP |
1512 | |
1513 | ieee80211_iterate_active_interfaces_atomic(mvm->hw, | |
1514 | IEEE80211_IFACE_ITER_NORMAL, | |
1515 | iwl_mvm_exit_d0i3_iterator, | |
1516 | mvm); | |
37577fe2 EP |
1517 | out: |
1518 | schedule_work(&mvm->d0i3_exit_work); | |
1519 | return ret; | |
b3370d47 EP |
1520 | } |
1521 | ||
6735943f | 1522 | int iwl_mvm_exit_d0i3(struct iwl_op_mode *op_mode) |
d15a747f EP |
1523 | { |
1524 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
1525 | ||
1526 | iwl_mvm_ref(mvm, IWL_MVM_REF_EXIT_WORK); | |
1527 | return _iwl_mvm_exit_d0i3(mvm); | |
1528 | } | |
1529 | ||
0316d30e JB |
1530 | #define IWL_MVM_COMMON_OPS \ |
1531 | /* these could be differentiated */ \ | |
156f92f2 | 1532 | .async_cb = iwl_mvm_async_cb, \ |
0316d30e JB |
1533 | .queue_full = iwl_mvm_stop_sw_queue, \ |
1534 | .queue_not_full = iwl_mvm_wake_sw_queue, \ | |
1535 | .hw_rf_kill = iwl_mvm_set_hw_rfkill_state, \ | |
1536 | .free_skb = iwl_mvm_free_skb, \ | |
1537 | .nic_error = iwl_mvm_nic_error, \ | |
1538 | .cmd_queue_full = iwl_mvm_cmd_queue_full, \ | |
1539 | .nic_config = iwl_mvm_nic_config, \ | |
1540 | .enter_d0i3 = iwl_mvm_enter_d0i3, \ | |
1541 | .exit_d0i3 = iwl_mvm_exit_d0i3, \ | |
1542 | /* as we only register one, these MUST be common! */ \ | |
1543 | .start = iwl_op_mode_mvm_start, \ | |
1544 | .stop = iwl_op_mode_mvm_stop | |
1545 | ||
8ca151b5 | 1546 | static const struct iwl_op_mode_ops iwl_mvm_ops = { |
0316d30e JB |
1547 | IWL_MVM_COMMON_OPS, |
1548 | .rx = iwl_mvm_rx, | |
1549 | }; | |
1550 | ||
1551 | static void iwl_mvm_rx_mq_rss(struct iwl_op_mode *op_mode, | |
1552 | struct napi_struct *napi, | |
1553 | struct iwl_rx_cmd_buffer *rxb, | |
1554 | unsigned int queue) | |
1555 | { | |
1556 | struct iwl_mvm *mvm = IWL_OP_MODE_GET_MVM(op_mode); | |
585a6fcc | 1557 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
0316d30e | 1558 | |
585a6fcc SS |
1559 | if (unlikely(pkt->hdr.cmd == FRAME_RELEASE)) |
1560 | iwl_mvm_rx_frame_release(mvm, rxb, queue); | |
94bb4481 SS |
1561 | else if (unlikely(pkt->hdr.cmd == RX_QUEUES_NOTIFICATION && |
1562 | pkt->hdr.group_id == DATA_PATH_GROUP)) | |
1563 | iwl_mvm_rx_queue_notif(mvm, rxb, queue); | |
585a6fcc SS |
1564 | else |
1565 | iwl_mvm_rx_mpdu_mq(mvm, napi, rxb, queue); | |
0316d30e JB |
1566 | } |
1567 | ||
1568 | static const struct iwl_op_mode_ops iwl_mvm_ops_mq = { | |
1569 | IWL_MVM_COMMON_OPS, | |
1570 | .rx = iwl_mvm_rx_mq, | |
1571 | .rx_rss = iwl_mvm_rx_mq_rss, | |
8ca151b5 | 1572 | }; |