Commit | Line | Data |
---|---|---|
b481de9c ZY |
1 | /****************************************************************************** |
2 | * | |
51368bf7 | 3 | * Copyright(c) 2003 - 2014 Intel Corporation. All rights reserved. |
39bdb17e | 4 | * Copyright(c) 2015 Intel Deutschland GmbH |
b481de9c ZY |
5 | * |
6 | * Portions of this file are derived from the ipw3945 project, as well | |
7 | * as portions of the ieee80211 subsystem header files. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify it | |
10 | * under the terms of version 2 of the GNU General Public License as | |
11 | * published by the Free Software Foundation. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
14 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
15 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
16 | * more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License along with | |
19 | * this program; if not, write to the Free Software Foundation, Inc., | |
20 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
21 | * | |
22 | * The full GNU General Public License is included in this distribution in the | |
23 | * file called LICENSE. | |
24 | * | |
25 | * Contact Information: | |
cb2f8277 | 26 | * Intel Linux Wireless <linuxwifi@intel.com> |
b481de9c ZY |
27 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
28 | * | |
29 | *****************************************************************************/ | |
69b8797f JP |
30 | |
31 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt | |
32 | ||
b481de9c ZY |
33 | #include <linux/kernel.h> |
34 | #include <linux/module.h> | |
b481de9c | 35 | #include <linux/init.h> |
5a0e3ad6 | 36 | #include <linux/slab.h> |
b481de9c | 37 | #include <linux/delay.h> |
d43c36dc | 38 | #include <linux/sched.h> |
b481de9c ZY |
39 | #include <linux/skbuff.h> |
40 | #include <linux/netdevice.h> | |
b481de9c ZY |
41 | #include <linux/etherdevice.h> |
42 | #include <linux/if_arp.h> | |
43 | ||
b481de9c ZY |
44 | #include <net/mac80211.h> |
45 | ||
46 | #include <asm/div64.h> | |
47 | ||
26a7ca9a JB |
48 | #include "iwl-eeprom-read.h" |
49 | #include "iwl-eeprom-parse.h" | |
3395f6e9 | 50 | #include "iwl-io.h" |
c85eb619 | 51 | #include "iwl-trans.h" |
d0f76d68 | 52 | #include "iwl-op-mode.h" |
82575102 | 53 | #include "iwl-drv.h" |
65de7e84 | 54 | #include "iwl-modparams.h" |
dada03ca | 55 | #include "iwl-prph.h" |
416e1438 | 56 | |
1023fdc4 JB |
57 | #include "dev.h" |
58 | #include "calib.h" | |
59 | #include "agn.h" | |
60 | ||
dada03ca | 61 | |
b481de9c ZY |
62 | /****************************************************************************** |
63 | * | |
64 | * module boiler plate | |
65 | * | |
66 | ******************************************************************************/ | |
67 | ||
d783b061 | 68 | #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux" |
b481de9c | 69 | MODULE_DESCRIPTION(DRV_DESCRIPTION); |
a7b75207 | 70 | MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR); |
b481de9c ZY |
71 | MODULE_LICENSE("GPL"); |
72 | ||
39bdb17e SD |
73 | /* Please keep this array *SORTED* by hex value. |
74 | * Access is done through binary search. | |
75 | * A warning will be triggered on violation. | |
76 | */ | |
77 | static const struct iwl_hcmd_names iwl_dvm_cmd_names[] = { | |
78 | HCMD_NAME(REPLY_ALIVE), | |
79 | HCMD_NAME(REPLY_ERROR), | |
80 | HCMD_NAME(REPLY_ECHO), | |
81 | HCMD_NAME(REPLY_RXON), | |
82 | HCMD_NAME(REPLY_RXON_ASSOC), | |
83 | HCMD_NAME(REPLY_QOS_PARAM), | |
84 | HCMD_NAME(REPLY_RXON_TIMING), | |
85 | HCMD_NAME(REPLY_ADD_STA), | |
86 | HCMD_NAME(REPLY_REMOVE_STA), | |
87 | HCMD_NAME(REPLY_REMOVE_ALL_STA), | |
88 | HCMD_NAME(REPLY_TX), | |
89 | HCMD_NAME(REPLY_TXFIFO_FLUSH), | |
90 | HCMD_NAME(REPLY_WEPKEY), | |
91 | HCMD_NAME(REPLY_LEDS_CMD), | |
92 | HCMD_NAME(REPLY_TX_LINK_QUALITY_CMD), | |
93 | HCMD_NAME(COEX_PRIORITY_TABLE_CMD), | |
94 | HCMD_NAME(COEX_MEDIUM_NOTIFICATION), | |
95 | HCMD_NAME(COEX_EVENT_CMD), | |
96 | HCMD_NAME(TEMPERATURE_NOTIFICATION), | |
97 | HCMD_NAME(CALIBRATION_CFG_CMD), | |
98 | HCMD_NAME(CALIBRATION_RES_NOTIFICATION), | |
99 | HCMD_NAME(CALIBRATION_COMPLETE_NOTIFICATION), | |
100 | HCMD_NAME(REPLY_QUIET_CMD), | |
101 | HCMD_NAME(REPLY_CHANNEL_SWITCH), | |
102 | HCMD_NAME(CHANNEL_SWITCH_NOTIFICATION), | |
103 | HCMD_NAME(REPLY_SPECTRUM_MEASUREMENT_CMD), | |
104 | HCMD_NAME(SPECTRUM_MEASURE_NOTIFICATION), | |
105 | HCMD_NAME(POWER_TABLE_CMD), | |
106 | HCMD_NAME(PM_SLEEP_NOTIFICATION), | |
107 | HCMD_NAME(PM_DEBUG_STATISTIC_NOTIFIC), | |
108 | HCMD_NAME(REPLY_SCAN_CMD), | |
109 | HCMD_NAME(REPLY_SCAN_ABORT_CMD), | |
110 | HCMD_NAME(SCAN_START_NOTIFICATION), | |
111 | HCMD_NAME(SCAN_RESULTS_NOTIFICATION), | |
112 | HCMD_NAME(SCAN_COMPLETE_NOTIFICATION), | |
113 | HCMD_NAME(BEACON_NOTIFICATION), | |
114 | HCMD_NAME(REPLY_TX_BEACON), | |
115 | HCMD_NAME(WHO_IS_AWAKE_NOTIFICATION), | |
116 | HCMD_NAME(REPLY_TX_POWER_DBM_CMD), | |
117 | HCMD_NAME(QUIET_NOTIFICATION), | |
118 | HCMD_NAME(REPLY_TX_PWR_TABLE_CMD), | |
119 | HCMD_NAME(REPLY_TX_POWER_DBM_CMD_V1), | |
120 | HCMD_NAME(TX_ANT_CONFIGURATION_CMD), | |
121 | HCMD_NAME(MEASURE_ABORT_NOTIFICATION), | |
122 | HCMD_NAME(REPLY_BT_CONFIG), | |
123 | HCMD_NAME(REPLY_STATISTICS_CMD), | |
124 | HCMD_NAME(STATISTICS_NOTIFICATION), | |
125 | HCMD_NAME(REPLY_CARD_STATE_CMD), | |
126 | HCMD_NAME(CARD_STATE_NOTIFICATION), | |
127 | HCMD_NAME(MISSED_BEACONS_NOTIFICATION), | |
128 | HCMD_NAME(REPLY_CT_KILL_CONFIG_CMD), | |
129 | HCMD_NAME(SENSITIVITY_CMD), | |
130 | HCMD_NAME(REPLY_PHY_CALIBRATION_CMD), | |
131 | HCMD_NAME(REPLY_WIPAN_PARAMS), | |
132 | HCMD_NAME(REPLY_WIPAN_RXON), | |
133 | HCMD_NAME(REPLY_WIPAN_RXON_TIMING), | |
134 | HCMD_NAME(REPLY_WIPAN_RXON_ASSOC), | |
135 | HCMD_NAME(REPLY_WIPAN_QOS_PARAM), | |
136 | HCMD_NAME(REPLY_WIPAN_WEPKEY), | |
137 | HCMD_NAME(REPLY_WIPAN_P2P_CHANNEL_SWITCH), | |
138 | HCMD_NAME(REPLY_WIPAN_NOA_NOTIFICATION), | |
139 | HCMD_NAME(REPLY_WIPAN_DEACTIVATION_COMPLETE), | |
140 | HCMD_NAME(REPLY_RX_PHY_CMD), | |
141 | HCMD_NAME(REPLY_RX_MPDU_CMD), | |
142 | HCMD_NAME(REPLY_RX), | |
143 | HCMD_NAME(REPLY_COMPRESSED_BA), | |
144 | HCMD_NAME(REPLY_BT_COEX_PRIO_TABLE), | |
145 | HCMD_NAME(REPLY_BT_COEX_PROT_ENV), | |
146 | HCMD_NAME(REPLY_BT_COEX_PROFILE_NOTIF), | |
147 | HCMD_NAME(REPLY_D3_CONFIG), | |
148 | HCMD_NAME(REPLY_WOWLAN_PATTERNS), | |
149 | HCMD_NAME(REPLY_WOWLAN_WAKEUP_FILTER), | |
150 | HCMD_NAME(REPLY_WOWLAN_TSC_RSC_PARAMS), | |
151 | HCMD_NAME(REPLY_WOWLAN_TKIP_PARAMS), | |
152 | HCMD_NAME(REPLY_WOWLAN_KEK_KCK_MATERIAL), | |
153 | HCMD_NAME(REPLY_WOWLAN_GET_STATUS), | |
154 | }; | |
155 | ||
156 | static const struct iwl_hcmd_arr iwl_dvm_groups[] = { | |
157 | [0x0] = HCMD_ARR(iwl_dvm_cmd_names), | |
158 | }; | |
159 | ||
b1abedad JB |
160 | static const struct iwl_op_mode_ops iwl_dvm_ops; |
161 | ||
5b9f8cd3 | 162 | void iwl_update_chain_flags(struct iwl_priv *priv) |
5da4b55f | 163 | { |
246ed355 | 164 | struct iwl_rxon_context *ctx; |
5da4b55f | 165 | |
e3f10cea WYG |
166 | for_each_context(priv, ctx) { |
167 | iwlagn_set_rxon_chain(priv, ctx); | |
168 | if (ctx->active.rx_chain != ctx->staging.rx_chain) | |
169 | iwlagn_commit_rxon(priv, ctx); | |
246ed355 | 170 | } |
5da4b55f MA |
171 | } |
172 | ||
47ff65c4 DH |
173 | /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */ |
174 | static void iwl_set_beacon_tim(struct iwl_priv *priv, | |
77834543 JB |
175 | struct iwl_tx_beacon_cmd *tx_beacon_cmd, |
176 | u8 *beacon, u32 frame_size) | |
47ff65c4 DH |
177 | { |
178 | u16 tim_idx; | |
179 | struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon; | |
180 | ||
181 | /* | |
182 | * The index is relative to frame start but we start looking at the | |
183 | * variable-length part of the beacon. | |
184 | */ | |
185 | tim_idx = mgmt->u.beacon.variable - beacon; | |
186 | ||
187 | /* Parse variable-length elements of beacon to find WLAN_EID_TIM */ | |
188 | while ((tim_idx < (frame_size - 2)) && | |
189 | (beacon[tim_idx] != WLAN_EID_TIM)) | |
190 | tim_idx += beacon[tim_idx+1] + 2; | |
191 | ||
192 | /* If TIM field was found, set variables */ | |
193 | if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) { | |
194 | tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx); | |
195 | tx_beacon_cmd->tim_size = beacon[tim_idx+1]; | |
196 | } else | |
197 | IWL_WARN(priv, "Unable to find TIM Element in beacon\n"); | |
198 | } | |
199 | ||
8a98d49e | 200 | int iwlagn_send_beacon_cmd(struct iwl_priv *priv) |
4bf64efd TW |
201 | { |
202 | struct iwl_tx_beacon_cmd *tx_beacon_cmd; | |
8a98d49e JB |
203 | struct iwl_host_cmd cmd = { |
204 | .id = REPLY_TX_BEACON, | |
8a98d49e | 205 | }; |
0b5b3ff1 | 206 | struct ieee80211_tx_info *info; |
47ff65c4 DH |
207 | u32 frame_size; |
208 | u32 rate_flags; | |
209 | u32 rate; | |
8a98d49e | 210 | |
47ff65c4 DH |
211 | /* |
212 | * We have to set up the TX command, the TX Beacon command, and the | |
213 | * beacon contents. | |
214 | */ | |
4bf64efd | 215 | |
b1eea297 | 216 | lockdep_assert_held(&priv->mutex); |
76d04815 JB |
217 | |
218 | if (!priv->beacon_ctx) { | |
219 | IWL_ERR(priv, "trying to build beacon w/o beacon context!\n"); | |
950094cb | 220 | return 0; |
76d04815 JB |
221 | } |
222 | ||
8a98d49e JB |
223 | if (WARN_ON(!priv->beacon_skb)) |
224 | return -EINVAL; | |
225 | ||
4ce7cc2b JB |
226 | /* Allocate beacon command */ |
227 | if (!priv->beacon_cmd) | |
228 | priv->beacon_cmd = kzalloc(sizeof(*tx_beacon_cmd), GFP_KERNEL); | |
229 | tx_beacon_cmd = priv->beacon_cmd; | |
8a98d49e JB |
230 | if (!tx_beacon_cmd) |
231 | return -ENOMEM; | |
232 | ||
233 | frame_size = priv->beacon_skb->len; | |
4bf64efd | 234 | |
47ff65c4 | 235 | /* Set up TX command fields */ |
4bf64efd | 236 | tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size); |
76d04815 | 237 | tx_beacon_cmd->tx.sta_id = priv->beacon_ctx->bcast_sta_id; |
47ff65c4 DH |
238 | tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE; |
239 | tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK | | |
240 | TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK; | |
4bf64efd | 241 | |
47ff65c4 | 242 | /* Set up TX beacon command fields */ |
4ce7cc2b | 243 | iwl_set_beacon_tim(priv, tx_beacon_cmd, priv->beacon_skb->data, |
77834543 | 244 | frame_size); |
4bf64efd | 245 | |
47ff65c4 | 246 | /* Set up packet rate and flags */ |
0b5b3ff1 JB |
247 | info = IEEE80211_SKB_CB(priv->beacon_skb); |
248 | ||
249 | /* | |
250 | * Let's set up the rate at least somewhat correctly; | |
251 | * it will currently not actually be used by the uCode, | |
252 | * it uses the broadcast station's rate instead. | |
253 | */ | |
254 | if (info->control.rates[0].idx < 0 || | |
255 | info->control.rates[0].flags & IEEE80211_TX_RC_MCS) | |
256 | rate = 0; | |
257 | else | |
258 | rate = info->control.rates[0].idx; | |
259 | ||
0e1654fa | 260 | priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant, |
b7998c8b | 261 | priv->nvm_data->valid_tx_ant); |
47ff65c4 | 262 | rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant); |
0b5b3ff1 JB |
263 | |
264 | /* In mac80211, rates for 5 GHz start at 0 */ | |
57fbcce3 | 265 | if (info->band == NL80211_BAND_5GHZ) |
0b5b3ff1 JB |
266 | rate += IWL_FIRST_OFDM_RATE; |
267 | else if (rate >= IWL_FIRST_CCK_RATE && rate <= IWL_LAST_CCK_RATE) | |
47ff65c4 | 268 | rate_flags |= RATE_MCS_CCK_MSK; |
0b5b3ff1 JB |
269 | |
270 | tx_beacon_cmd->tx.rate_n_flags = | |
271 | iwl_hw_set_rate_n_flags(rate, rate_flags); | |
4bf64efd | 272 | |
8a98d49e | 273 | /* Submit command */ |
4ce7cc2b | 274 | cmd.len[0] = sizeof(*tx_beacon_cmd); |
3fa50738 | 275 | cmd.data[0] = tx_beacon_cmd; |
4ce7cc2b JB |
276 | cmd.dataflags[0] = IWL_HCMD_DFL_NOCOPY; |
277 | cmd.len[1] = frame_size; | |
278 | cmd.data[1] = priv->beacon_skb->data; | |
279 | cmd.dataflags[1] = IWL_HCMD_DFL_NOCOPY; | |
7aaa1d79 | 280 | |
e10a0533 | 281 | return iwl_dvm_send_cmd(priv, &cmd); |
a8e74e27 SO |
282 | } |
283 | ||
5b9f8cd3 | 284 | static void iwl_bg_beacon_update(struct work_struct *work) |
b481de9c | 285 | { |
c79dd5b5 TW |
286 | struct iwl_priv *priv = |
287 | container_of(work, struct iwl_priv, beacon_update); | |
b481de9c ZY |
288 | struct sk_buff *beacon; |
289 | ||
b1eea297 | 290 | mutex_lock(&priv->mutex); |
76d04815 JB |
291 | if (!priv->beacon_ctx) { |
292 | IWL_ERR(priv, "updating beacon w/o beacon context!\n"); | |
293 | goto out; | |
294 | } | |
b481de9c | 295 | |
60744f62 JB |
296 | if (priv->beacon_ctx->vif->type != NL80211_IFTYPE_AP) { |
297 | /* | |
298 | * The ucode will send beacon notifications even in | |
299 | * IBSS mode, but we don't want to process them. But | |
300 | * we need to defer the type check to here due to | |
301 | * requiring locking around the beacon_ctx access. | |
302 | */ | |
303 | goto out; | |
304 | } | |
305 | ||
76d04815 JB |
306 | /* Pull updated AP beacon from mac80211. will fail if not in AP mode */ |
307 | beacon = ieee80211_beacon_get(priv->hw, priv->beacon_ctx->vif); | |
b481de9c | 308 | if (!beacon) { |
77834543 | 309 | IWL_ERR(priv, "update beacon failed -- keeping old\n"); |
76d04815 | 310 | goto out; |
b481de9c ZY |
311 | } |
312 | ||
b481de9c | 313 | /* new beacon skb is allocated every time; dispose previous.*/ |
77834543 | 314 | dev_kfree_skb(priv->beacon_skb); |
b481de9c | 315 | |
12e934dc | 316 | priv->beacon_skb = beacon; |
b481de9c | 317 | |
2295c66b | 318 | iwlagn_send_beacon_cmd(priv); |
76d04815 | 319 | out: |
b1eea297 | 320 | mutex_unlock(&priv->mutex); |
b481de9c ZY |
321 | } |
322 | ||
fbba9410 WYG |
323 | static void iwl_bg_bt_runtime_config(struct work_struct *work) |
324 | { | |
325 | struct iwl_priv *priv = | |
326 | container_of(work, struct iwl_priv, bt_runtime_config); | |
327 | ||
82e5a649 | 328 | mutex_lock(&priv->mutex); |
83626404 | 329 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
82e5a649 | 330 | goto out; |
fbba9410 WYG |
331 | |
332 | /* dont send host command if rf-kill is on */ | |
83626404 | 333 | if (!iwl_is_ready_rf(priv)) |
82e5a649 EG |
334 | goto out; |
335 | ||
e55b517c | 336 | iwlagn_send_advance_bt_config(priv); |
82e5a649 EG |
337 | out: |
338 | mutex_unlock(&priv->mutex); | |
fbba9410 WYG |
339 | } |
340 | ||
bee008b7 WYG |
341 | static void iwl_bg_bt_full_concurrency(struct work_struct *work) |
342 | { | |
343 | struct iwl_priv *priv = | |
344 | container_of(work, struct iwl_priv, bt_full_concurrency); | |
246ed355 | 345 | struct iwl_rxon_context *ctx; |
bee008b7 | 346 | |
b1eea297 | 347 | mutex_lock(&priv->mutex); |
dc1a4068 | 348 | |
83626404 | 349 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
dc1a4068 | 350 | goto out; |
bee008b7 WYG |
351 | |
352 | /* dont send host command if rf-kill is on */ | |
83626404 | 353 | if (!iwl_is_ready_rf(priv)) |
dc1a4068 | 354 | goto out; |
bee008b7 WYG |
355 | |
356 | IWL_DEBUG_INFO(priv, "BT coex in %s mode\n", | |
357 | priv->bt_full_concurrent ? | |
358 | "full concurrency" : "3-wire"); | |
359 | ||
360 | /* | |
361 | * LQ & RXON updated cmds must be sent before BT Config cmd | |
362 | * to avoid 3-wire collisions | |
363 | */ | |
246ed355 | 364 | for_each_context(priv, ctx) { |
e3f10cea | 365 | iwlagn_set_rxon_chain(priv, ctx); |
805a3b81 | 366 | iwlagn_commit_rxon(priv, ctx); |
246ed355 | 367 | } |
bee008b7 | 368 | |
e55b517c | 369 | iwlagn_send_advance_bt_config(priv); |
dc1a4068 | 370 | out: |
b1eea297 | 371 | mutex_unlock(&priv->mutex); |
bee008b7 WYG |
372 | } |
373 | ||
1591129d MV |
374 | int iwl_send_statistics_request(struct iwl_priv *priv, u8 flags, bool clear) |
375 | { | |
376 | struct iwl_statistics_cmd statistics_cmd = { | |
377 | .configuration_flags = | |
378 | clear ? IWL_STATS_CONF_CLEAR_STATS : 0, | |
379 | }; | |
380 | ||
381 | if (flags & CMD_ASYNC) | |
382 | return iwl_dvm_send_cmd_pdu(priv, REPLY_STATISTICS_CMD, | |
383 | CMD_ASYNC, | |
384 | sizeof(struct iwl_statistics_cmd), | |
385 | &statistics_cmd); | |
386 | else | |
a1022927 | 387 | return iwl_dvm_send_cmd_pdu(priv, REPLY_STATISTICS_CMD, 0, |
1591129d MV |
388 | sizeof(struct iwl_statistics_cmd), |
389 | &statistics_cmd); | |
390 | } | |
391 | ||
4e39317d | 392 | /** |
5b9f8cd3 | 393 | * iwl_bg_statistics_periodic - Timer callback to queue statistics |
4e39317d EG |
394 | * |
395 | * This callback is provided in order to send a statistics request. | |
396 | * | |
397 | * This timer function is continually reset to execute within | |
398 | * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION | |
399 | * was received. We need to ensure we receive the statistics in order | |
400 | * to update the temperature used for calibrating the TXPOWER. | |
401 | */ | |
e99e88a9 | 402 | static void iwl_bg_statistics_periodic(struct timer_list *t) |
4e39317d | 403 | { |
e99e88a9 | 404 | struct iwl_priv *priv = from_timer(priv, t, statistics_periodic); |
4e39317d | 405 | |
83626404 | 406 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
4e39317d EG |
407 | return; |
408 | ||
61780ee3 | 409 | /* dont send host command if rf-kill is on */ |
83626404 | 410 | if (!iwl_is_ready_rf(priv)) |
61780ee3 MA |
411 | return; |
412 | ||
ef8d5529 | 413 | iwl_send_statistics_request(priv, CMD_ASYNC, false); |
4e39317d EG |
414 | } |
415 | ||
a9e1cb6a WYG |
416 | |
417 | static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base, | |
418 | u32 start_idx, u32 num_events, | |
98d4bf0c | 419 | u32 capacity, u32 mode) |
a9e1cb6a WYG |
420 | { |
421 | u32 i; | |
422 | u32 ptr; /* SRAM byte address of log data */ | |
423 | u32 ev, time, data; /* event log data */ | |
424 | unsigned long reg_flags; | |
425 | ||
426 | if (mode == 0) | |
427 | ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32)); | |
428 | else | |
429 | ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32)); | |
430 | ||
431 | /* Make sure device is powered up for SRAM reads */ | |
23ba9340 | 432 | if (!iwl_trans_grab_nic_access(priv->trans, ®_flags)) |
a9e1cb6a | 433 | return; |
a9e1cb6a WYG |
434 | |
435 | /* Set starting address; reads will auto-increment */ | |
68e8dfda | 436 | iwl_write32(priv->trans, HBUS_TARG_MEM_RADDR, ptr); |
a9e1cb6a | 437 | |
98d4bf0c JB |
438 | /* |
439 | * Refuse to read more than would have fit into the log from | |
440 | * the current start_idx. This used to happen due to the race | |
441 | * described below, but now WARN because the code below should | |
442 | * prevent it from happening here. | |
443 | */ | |
444 | if (WARN_ON(num_events > capacity - start_idx)) | |
445 | num_events = capacity - start_idx; | |
446 | ||
a9e1cb6a WYG |
447 | /* |
448 | * "time" is actually "data" for mode 0 (no timestamp). | |
449 | * place event id # at far right for easier visual parsing. | |
450 | */ | |
451 | for (i = 0; i < num_events; i++) { | |
68e8dfda EG |
452 | ev = iwl_read32(priv->trans, HBUS_TARG_MEM_RDAT); |
453 | time = iwl_read32(priv->trans, HBUS_TARG_MEM_RDAT); | |
a9e1cb6a | 454 | if (mode == 0) { |
6c1011e1 | 455 | trace_iwlwifi_dev_ucode_cont_event( |
68e8dfda | 456 | priv->trans->dev, 0, time, ev); |
a9e1cb6a | 457 | } else { |
68e8dfda | 458 | data = iwl_read32(priv->trans, HBUS_TARG_MEM_RDAT); |
6c1011e1 | 459 | trace_iwlwifi_dev_ucode_cont_event( |
68e8dfda | 460 | priv->trans->dev, time, data, ev); |
a9e1cb6a WYG |
461 | } |
462 | } | |
463 | /* Allow device to power down */ | |
e56b04ef | 464 | iwl_trans_release_nic_access(priv->trans, ®_flags); |
a9e1cb6a WYG |
465 | } |
466 | ||
875295f1 | 467 | static void iwl_continuous_event_trace(struct iwl_priv *priv) |
a9e1cb6a WYG |
468 | { |
469 | u32 capacity; /* event log capacity in # entries */ | |
98d4bf0c JB |
470 | struct { |
471 | u32 capacity; | |
472 | u32 mode; | |
473 | u32 wrap_counter; | |
474 | u32 write_counter; | |
475 | } __packed read; | |
a9e1cb6a WYG |
476 | u32 base; /* SRAM byte address of event log header */ |
477 | u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */ | |
478 | u32 num_wraps; /* # times uCode wrapped to top of log */ | |
479 | u32 next_entry; /* index of next entry to be written by uCode */ | |
480 | ||
2fdfc476 | 481 | base = priv->device_pointers.log_event_table; |
4caab328 | 482 | if (iwlagn_hw_valid_rtc_data_addr(base)) { |
4fd442db EG |
483 | iwl_trans_read_mem_bytes(priv->trans, base, |
484 | &read, sizeof(read)); | |
98d4bf0c JB |
485 | capacity = read.capacity; |
486 | mode = read.mode; | |
487 | num_wraps = read.wrap_counter; | |
488 | next_entry = read.write_counter; | |
a9e1cb6a WYG |
489 | } else |
490 | return; | |
491 | ||
98d4bf0c JB |
492 | /* |
493 | * Unfortunately, the uCode doesn't use temporary variables. | |
494 | * Therefore, it can happen that we read next_entry == capacity, | |
495 | * which really means next_entry == 0. | |
496 | */ | |
497 | if (unlikely(next_entry == capacity)) | |
498 | next_entry = 0; | |
499 | /* | |
500 | * Additionally, the uCode increases the write pointer before | |
501 | * the wraps counter, so if the write pointer is smaller than | |
502 | * the old write pointer (wrap occurred) but we read that no | |
503 | * wrap occurred, we actually read between the next_entry and | |
504 | * num_wraps update (this does happen in practice!!) -- take | |
505 | * that into account by increasing num_wraps. | |
506 | */ | |
507 | if (unlikely(next_entry < priv->event_log.next_entry && | |
508 | num_wraps == priv->event_log.num_wraps)) | |
509 | num_wraps++; | |
510 | ||
a9e1cb6a | 511 | if (num_wraps == priv->event_log.num_wraps) { |
98d4bf0c JB |
512 | iwl_print_cont_event_trace( |
513 | priv, base, priv->event_log.next_entry, | |
514 | next_entry - priv->event_log.next_entry, | |
515 | capacity, mode); | |
516 | ||
a9e1cb6a WYG |
517 | priv->event_log.non_wraps_count++; |
518 | } else { | |
98d4bf0c | 519 | if (num_wraps - priv->event_log.num_wraps > 1) |
a9e1cb6a WYG |
520 | priv->event_log.wraps_more_count++; |
521 | else | |
522 | priv->event_log.wraps_once_count++; | |
98d4bf0c | 523 | |
68e8dfda | 524 | trace_iwlwifi_dev_ucode_wrap_event(priv->trans->dev, |
a9e1cb6a WYG |
525 | num_wraps - priv->event_log.num_wraps, |
526 | next_entry, priv->event_log.next_entry); | |
98d4bf0c | 527 | |
a9e1cb6a | 528 | if (next_entry < priv->event_log.next_entry) { |
98d4bf0c JB |
529 | iwl_print_cont_event_trace( |
530 | priv, base, priv->event_log.next_entry, | |
531 | capacity - priv->event_log.next_entry, | |
532 | capacity, mode); | |
a9e1cb6a | 533 | |
98d4bf0c JB |
534 | iwl_print_cont_event_trace( |
535 | priv, base, 0, next_entry, capacity, mode); | |
a9e1cb6a | 536 | } else { |
98d4bf0c JB |
537 | iwl_print_cont_event_trace( |
538 | priv, base, next_entry, | |
539 | capacity - next_entry, | |
540 | capacity, mode); | |
a9e1cb6a | 541 | |
98d4bf0c JB |
542 | iwl_print_cont_event_trace( |
543 | priv, base, 0, next_entry, capacity, mode); | |
a9e1cb6a WYG |
544 | } |
545 | } | |
98d4bf0c | 546 | |
a9e1cb6a WYG |
547 | priv->event_log.num_wraps = num_wraps; |
548 | priv->event_log.next_entry = next_entry; | |
549 | } | |
550 | ||
551 | /** | |
552 | * iwl_bg_ucode_trace - Timer callback to log ucode event | |
553 | * | |
554 | * The timer is continually set to execute every | |
555 | * UCODE_TRACE_PERIOD milliseconds after the last timer expired | |
556 | * this function is to perform continuous uCode event logging operation | |
557 | * if enabled | |
558 | */ | |
e99e88a9 | 559 | static void iwl_bg_ucode_trace(struct timer_list *t) |
a9e1cb6a | 560 | { |
e99e88a9 | 561 | struct iwl_priv *priv = from_timer(priv, t, ucode_trace); |
a9e1cb6a | 562 | |
83626404 | 563 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
a9e1cb6a WYG |
564 | return; |
565 | ||
566 | if (priv->event_log.ucode_trace) { | |
567 | iwl_continuous_event_trace(priv); | |
568 | /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */ | |
569 | mod_timer(&priv->ucode_trace, | |
570 | jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD)); | |
571 | } | |
572 | } | |
573 | ||
65550636 WYG |
574 | static void iwl_bg_tx_flush(struct work_struct *work) |
575 | { | |
576 | struct iwl_priv *priv = | |
577 | container_of(work, struct iwl_priv, tx_flush); | |
578 | ||
83626404 | 579 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
65550636 WYG |
580 | return; |
581 | ||
582 | /* do nothing if rf-kill is on */ | |
83626404 | 583 | if (!iwl_is_ready_rf(priv)) |
65550636 WYG |
584 | return; |
585 | ||
c68744fb | 586 | IWL_DEBUG_INFO(priv, "device request: flush all tx frames\n"); |
a4dece9a | 587 | iwlagn_dev_txfifo_flush(priv); |
65550636 WYG |
588 | } |
589 | ||
9eae88fa JB |
590 | /* |
591 | * queue/FIFO/AC mapping definitions | |
592 | */ | |
593 | ||
9eae88fa JB |
594 | static const u8 iwlagn_bss_ac_to_fifo[] = { |
595 | IWL_TX_FIFO_VO, | |
596 | IWL_TX_FIFO_VI, | |
597 | IWL_TX_FIFO_BE, | |
598 | IWL_TX_FIFO_BK, | |
599 | }; | |
600 | ||
601 | static const u8 iwlagn_bss_ac_to_queue[] = { | |
602 | 0, 1, 2, 3, | |
603 | }; | |
604 | ||
605 | static const u8 iwlagn_pan_ac_to_fifo[] = { | |
606 | IWL_TX_FIFO_VO_IPAN, | |
607 | IWL_TX_FIFO_VI_IPAN, | |
608 | IWL_TX_FIFO_BE_IPAN, | |
609 | IWL_TX_FIFO_BK_IPAN, | |
610 | }; | |
611 | ||
612 | static const u8 iwlagn_pan_ac_to_queue[] = { | |
613 | 7, 6, 5, 4, | |
614 | }; | |
615 | ||
aca86268 | 616 | static void iwl_init_context(struct iwl_priv *priv, u32 ucode_flags) |
4d2a5d0e | 617 | { |
4d2a5d0e JB |
618 | int i; |
619 | ||
620 | /* | |
621 | * The default context is always valid, | |
622 | * the PAN context depends on uCode. | |
623 | */ | |
a18f61bc | 624 | priv->valid_contexts = BIT(IWL_RXON_CTX_BSS); |
4d2a5d0e | 625 | if (ucode_flags & IWL_UCODE_TLV_FLAGS_PAN) |
a18f61bc | 626 | priv->valid_contexts |= BIT(IWL_RXON_CTX_PAN); |
4d2a5d0e JB |
627 | |
628 | for (i = 0; i < NUM_IWL_RXON_CTX; i++) | |
629 | priv->contexts[i].ctxid = i; | |
630 | ||
631 | priv->contexts[IWL_RXON_CTX_BSS].always_active = true; | |
632 | priv->contexts[IWL_RXON_CTX_BSS].is_active = true; | |
633 | priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON; | |
634 | priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING; | |
635 | priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC; | |
636 | priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM; | |
637 | priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID; | |
638 | priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY; | |
87272af7 | 639 | priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id = IWLAGN_BROADCAST_ID; |
4d2a5d0e | 640 | priv->contexts[IWL_RXON_CTX_BSS].exclusive_interface_modes = |
57897726 | 641 | BIT(NL80211_IFTYPE_ADHOC) | BIT(NL80211_IFTYPE_MONITOR); |
4d2a5d0e JB |
642 | priv->contexts[IWL_RXON_CTX_BSS].interface_modes = |
643 | BIT(NL80211_IFTYPE_STATION); | |
644 | priv->contexts[IWL_RXON_CTX_BSS].ap_devtype = RXON_DEV_TYPE_AP; | |
645 | priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS; | |
646 | priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS; | |
647 | priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS; | |
9eae88fa JB |
648 | memcpy(priv->contexts[IWL_RXON_CTX_BSS].ac_to_queue, |
649 | iwlagn_bss_ac_to_queue, sizeof(iwlagn_bss_ac_to_queue)); | |
650 | memcpy(priv->contexts[IWL_RXON_CTX_BSS].ac_to_fifo, | |
651 | iwlagn_bss_ac_to_fifo, sizeof(iwlagn_bss_ac_to_fifo)); | |
4d2a5d0e JB |
652 | |
653 | priv->contexts[IWL_RXON_CTX_PAN].rxon_cmd = REPLY_WIPAN_RXON; | |
654 | priv->contexts[IWL_RXON_CTX_PAN].rxon_timing_cmd = | |
655 | REPLY_WIPAN_RXON_TIMING; | |
656 | priv->contexts[IWL_RXON_CTX_PAN].rxon_assoc_cmd = | |
657 | REPLY_WIPAN_RXON_ASSOC; | |
658 | priv->contexts[IWL_RXON_CTX_PAN].qos_cmd = REPLY_WIPAN_QOS_PARAM; | |
659 | priv->contexts[IWL_RXON_CTX_PAN].ap_sta_id = IWL_AP_ID_PAN; | |
660 | priv->contexts[IWL_RXON_CTX_PAN].wep_key_cmd = REPLY_WIPAN_WEPKEY; | |
661 | priv->contexts[IWL_RXON_CTX_PAN].bcast_sta_id = IWLAGN_PAN_BCAST_ID; | |
662 | priv->contexts[IWL_RXON_CTX_PAN].station_flags = STA_FLG_PAN_STATION; | |
4d2a5d0e JB |
663 | priv->contexts[IWL_RXON_CTX_PAN].interface_modes = |
664 | BIT(NL80211_IFTYPE_STATION) | BIT(NL80211_IFTYPE_AP); | |
c6baf7fb | 665 | |
4d2a5d0e JB |
666 | priv->contexts[IWL_RXON_CTX_PAN].ap_devtype = RXON_DEV_TYPE_CP; |
667 | priv->contexts[IWL_RXON_CTX_PAN].station_devtype = RXON_DEV_TYPE_2STA; | |
668 | priv->contexts[IWL_RXON_CTX_PAN].unused_devtype = RXON_DEV_TYPE_P2P; | |
9eae88fa JB |
669 | memcpy(priv->contexts[IWL_RXON_CTX_PAN].ac_to_queue, |
670 | iwlagn_pan_ac_to_queue, sizeof(iwlagn_pan_ac_to_queue)); | |
671 | memcpy(priv->contexts[IWL_RXON_CTX_PAN].ac_to_fifo, | |
672 | iwlagn_pan_ac_to_fifo, sizeof(iwlagn_pan_ac_to_fifo)); | |
673 | priv->contexts[IWL_RXON_CTX_PAN].mcast_queue = IWL_IPAN_MCAST_QUEUE; | |
4d2a5d0e JB |
674 | |
675 | BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2); | |
676 | } | |
677 | ||
aca86268 | 678 | static void iwl_rf_kill_ct_config(struct iwl_priv *priv) |
0975cc8f WYG |
679 | { |
680 | struct iwl_ct_kill_config cmd; | |
681 | struct iwl_ct_kill_throttling_config adv_cmd; | |
0975cc8f WYG |
682 | int ret = 0; |
683 | ||
68e8dfda | 684 | iwl_write32(priv->trans, CSR_UCODE_DRV_GP1_CLR, |
0975cc8f | 685 | CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT); |
08ae86ac | 686 | |
0975cc8f WYG |
687 | priv->thermal_throttle.ct_kill_toggle = false; |
688 | ||
0d8877a1 | 689 | if (priv->lib->support_ct_kill_exit) { |
0975cc8f | 690 | adv_cmd.critical_temperature_enter = |
9e295116 | 691 | cpu_to_le32(priv->hw_params.ct_kill_threshold); |
0975cc8f | 692 | adv_cmd.critical_temperature_exit = |
9e295116 | 693 | cpu_to_le32(priv->hw_params.ct_kill_exit_threshold); |
0975cc8f | 694 | |
e10a0533 | 695 | ret = iwl_dvm_send_cmd_pdu(priv, |
e419d62d | 696 | REPLY_CT_KILL_CONFIG_CMD, |
a1022927 | 697 | 0, sizeof(adv_cmd), &adv_cmd); |
0975cc8f WYG |
698 | if (ret) |
699 | IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n"); | |
700 | else | |
701 | IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD " | |
d6189124 EG |
702 | "succeeded, critical temperature enter is %d," |
703 | "exit is %d\n", | |
9e295116 JB |
704 | priv->hw_params.ct_kill_threshold, |
705 | priv->hw_params.ct_kill_exit_threshold); | |
0975cc8f WYG |
706 | } else { |
707 | cmd.critical_temperature_R = | |
9e295116 | 708 | cpu_to_le32(priv->hw_params.ct_kill_threshold); |
0975cc8f | 709 | |
e10a0533 | 710 | ret = iwl_dvm_send_cmd_pdu(priv, |
e419d62d | 711 | REPLY_CT_KILL_CONFIG_CMD, |
a1022927 | 712 | 0, sizeof(cmd), &cmd); |
0975cc8f WYG |
713 | if (ret) |
714 | IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n"); | |
715 | else | |
716 | IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD " | |
d6189124 EG |
717 | "succeeded, " |
718 | "critical temperature is %d\n", | |
9e295116 | 719 | priv->hw_params.ct_kill_threshold); |
0975cc8f WYG |
720 | } |
721 | } | |
722 | ||
6d6a1afd SZ |
723 | static int iwlagn_send_calib_cfg_rt(struct iwl_priv *priv, u32 cfg) |
724 | { | |
725 | struct iwl_calib_cfg_cmd calib_cfg_cmd; | |
726 | struct iwl_host_cmd cmd = { | |
727 | .id = CALIBRATION_CFG_CMD, | |
3fa50738 JB |
728 | .len = { sizeof(struct iwl_calib_cfg_cmd), }, |
729 | .data = { &calib_cfg_cmd, }, | |
6d6a1afd SZ |
730 | }; |
731 | ||
732 | memset(&calib_cfg_cmd, 0, sizeof(calib_cfg_cmd)); | |
af4dc88c | 733 | calib_cfg_cmd.ucd_calib_cfg.once.is_enable = IWL_CALIB_RT_CFG_ALL; |
7cb1b088 | 734 | calib_cfg_cmd.ucd_calib_cfg.once.start = cpu_to_le32(cfg); |
6d6a1afd | 735 | |
e10a0533 | 736 | return iwl_dvm_send_cmd(priv, &cmd); |
6d6a1afd SZ |
737 | } |
738 | ||
739 | ||
e505c433 WYG |
740 | static int iwlagn_send_tx_ant_config(struct iwl_priv *priv, u8 valid_tx_ant) |
741 | { | |
742 | struct iwl_tx_ant_config_cmd tx_ant_cmd = { | |
743 | .valid = cpu_to_le32(valid_tx_ant), | |
744 | }; | |
745 | ||
0692fe41 | 746 | if (IWL_UCODE_API(priv->fw->ucode_ver) > 1) { |
e505c433 | 747 | IWL_DEBUG_HC(priv, "select valid tx ant: %u\n", valid_tx_ant); |
a1022927 | 748 | return iwl_dvm_send_cmd_pdu(priv, TX_ANT_CONFIGURATION_CMD, 0, |
e505c433 WYG |
749 | sizeof(struct iwl_tx_ant_config_cmd), |
750 | &tx_ant_cmd); | |
751 | } else { | |
752 | IWL_DEBUG_HC(priv, "TX_ANT_CONFIGURATION_CMD not supported\n"); | |
753 | return -EOPNOTSUPP; | |
754 | } | |
755 | } | |
756 | ||
aca86268 | 757 | static void iwl_send_bt_config(struct iwl_priv *priv) |
e4c52ab4 MV |
758 | { |
759 | struct iwl_bt_cmd bt_cmd = { | |
760 | .lead_time = BT_LEAD_TIME_DEF, | |
761 | .max_kill = BT_MAX_KILL_DEF, | |
762 | .kill_ack_mask = 0, | |
763 | .kill_cts_mask = 0, | |
764 | }; | |
765 | ||
65de7e84 | 766 | if (!iwlwifi_mod_params.bt_coex_active) |
e4c52ab4 MV |
767 | bt_cmd.flags = BT_COEX_DISABLE; |
768 | else | |
769 | bt_cmd.flags = BT_COEX_ENABLE; | |
770 | ||
771 | priv->bt_enable_flag = bt_cmd.flags; | |
772 | IWL_DEBUG_INFO(priv, "BT coex %s\n", | |
773 | (bt_cmd.flags == BT_COEX_DISABLE) ? "disable" : "active"); | |
774 | ||
775 | if (iwl_dvm_send_cmd_pdu(priv, REPLY_BT_CONFIG, | |
a1022927 | 776 | 0, sizeof(struct iwl_bt_cmd), &bt_cmd)) |
e4c52ab4 MV |
777 | IWL_ERR(priv, "failed to send BT Coex Config\n"); |
778 | } | |
779 | ||
b481de9c | 780 | /** |
4a4a9e81 | 781 | * iwl_alive_start - called after REPLY_ALIVE notification received |
b481de9c | 782 | * from protocol/runtime uCode (initialization uCode's |
4a4a9e81 | 783 | * Alive gets handled by iwl_init_alive_start()). |
b481de9c | 784 | */ |
4613e72d | 785 | int iwl_alive_start(struct iwl_priv *priv) |
b481de9c | 786 | { |
57aab75a | 787 | int ret = 0; |
246ed355 | 788 | struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS]; |
b481de9c | 789 | |
ca7966c8 | 790 | IWL_DEBUG_INFO(priv, "Runtime Alive received.\n"); |
6d6a1afd | 791 | |
5b9f8cd3 | 792 | /* After the ALIVE response, we can send host commands to the uCode */ |
83626404 | 793 | set_bit(STATUS_ALIVE, &priv->status); |
b481de9c | 794 | |
83626404 | 795 | if (iwl_is_rfkill(priv)) |
ca7966c8 | 796 | return -ERFKILL; |
b481de9c | 797 | |
98d4bf0c JB |
798 | if (priv->event_log.ucode_trace) { |
799 | /* start collecting data now */ | |
800 | mod_timer(&priv->ucode_trace, jiffies); | |
801 | } | |
802 | ||
bc795df1 | 803 | /* download priority table before any calibration request */ |
0d8877a1 JB |
804 | if (priv->lib->bt_params && |
805 | priv->lib->bt_params->advanced_bt_coexist) { | |
f7322f8f | 806 | /* Configure Bluetooth device coexistence support */ |
0d8877a1 | 807 | if (priv->lib->bt_params->bt_sco_disable) |
207ecc5e MV |
808 | priv->bt_enable_pspoll = false; |
809 | else | |
810 | priv->bt_enable_pspoll = true; | |
811 | ||
f7322f8f WYG |
812 | priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK; |
813 | priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT; | |
814 | priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT; | |
e55b517c | 815 | iwlagn_send_advance_bt_config(priv); |
f7322f8f | 816 | priv->bt_valid = IWLAGN_BT_VALID_ENABLE_FLAGS; |
207ecc5e MV |
817 | priv->cur_rssi_ctx = NULL; |
818 | ||
e1991885 | 819 | iwl_send_prio_tbl(priv); |
f7322f8f WYG |
820 | |
821 | /* FIXME: w/a to force change uCode BT state machine */ | |
e1991885 | 822 | ret = iwl_send_bt_env(priv, IWL_BT_COEX_ENV_OPEN, |
ca7966c8 JB |
823 | BT_COEX_PRIO_TBL_EVT_INIT_CALIB2); |
824 | if (ret) | |
825 | return ret; | |
e1991885 | 826 | ret = iwl_send_bt_env(priv, IWL_BT_COEX_ENV_CLOSE, |
ca7966c8 JB |
827 | BT_COEX_PRIO_TBL_EVT_INIT_CALIB2); |
828 | if (ret) | |
829 | return ret; | |
707aee40 | 830 | } else if (priv->lib->bt_params) { |
e55b517c WYG |
831 | /* |
832 | * default is 2-wire BT coexexistence support | |
833 | */ | |
834 | iwl_send_bt_config(priv); | |
f7322f8f | 835 | } |
e55b517c | 836 | |
885765f1 VM |
837 | /* |
838 | * Perform runtime calibrations, including DC calibration. | |
839 | */ | |
840 | iwlagn_send_calib_cfg_rt(priv, IWL_CALIB_CFG_DC_IDX); | |
bc795df1 | 841 | |
36d6825b | 842 | ieee80211_wake_queues(priv->hw); |
b481de9c | 843 | |
2f748dec | 844 | /* Configure Tx antenna selection based on H/W config */ |
b7998c8b | 845 | iwlagn_send_tx_ant_config(priv, priv->nvm_data->valid_tx_ant); |
2f748dec | 846 | |
15b86bff | 847 | if (iwl_is_associated_ctx(ctx) && !priv->wowlan) { |
c1adf9fb | 848 | struct iwl_rxon_cmd *active_rxon = |
246ed355 | 849 | (struct iwl_rxon_cmd *)&ctx->active; |
019fb97d | 850 | /* apply any changes in staging */ |
246ed355 | 851 | ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK; |
b481de9c ZY |
852 | active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK; |
853 | } else { | |
d0fe478c | 854 | struct iwl_rxon_context *tmp; |
b481de9c | 855 | /* Initialize our rx_config data */ |
d0fe478c JB |
856 | for_each_context(priv, tmp) |
857 | iwl_connection_init_rx_config(priv, tmp); | |
45823531 | 858 | |
e3f10cea | 859 | iwlagn_set_rxon_chain(priv, ctx); |
b481de9c ZY |
860 | } |
861 | ||
15b86bff | 862 | if (!priv->wowlan) { |
c8ac61cf JB |
863 | /* WoWLAN ucode will not reply in the same way, skip it */ |
864 | iwl_reset_run_time_calib(priv); | |
865 | } | |
4a4a9e81 | 866 | |
83626404 | 867 | set_bit(STATUS_READY, &priv->status); |
9e2e7422 | 868 | |
b481de9c | 869 | /* Configure the adapter for unassociated operation */ |
805a3b81 | 870 | ret = iwlagn_commit_rxon(priv, ctx); |
ca7966c8 JB |
871 | if (ret) |
872 | return ret; | |
b481de9c ZY |
873 | |
874 | /* At this point, the NIC is initialized and operational */ | |
47f4a587 | 875 | iwl_rf_kill_ct_config(priv); |
5a66926a | 876 | |
e1623446 | 877 | IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n"); |
c46fbefa | 878 | |
ca7966c8 | 879 | return iwl_power_update_mode(priv, true); |
b481de9c ZY |
880 | } |
881 | ||
d316383d JB |
882 | /** |
883 | * iwl_clear_driver_stations - clear knowledge of all stations from driver | |
884 | * @priv: iwl priv struct | |
885 | * | |
886 | * This is called during iwl_down() to make sure that in the case | |
887 | * we're coming there from a hardware restart mac80211 will be | |
888 | * able to reconfigure stations -- if we're getting there in the | |
889 | * normal down flow then the stations will already be cleared. | |
890 | */ | |
891 | static void iwl_clear_driver_stations(struct iwl_priv *priv) | |
892 | { | |
d316383d JB |
893 | struct iwl_rxon_context *ctx; |
894 | ||
fa23cb04 | 895 | spin_lock_bh(&priv->sta_lock); |
d316383d JB |
896 | memset(priv->stations, 0, sizeof(priv->stations)); |
897 | priv->num_stations = 0; | |
898 | ||
899 | priv->ucode_key_table = 0; | |
900 | ||
901 | for_each_context(priv, ctx) { | |
902 | /* | |
903 | * Remove all key information that is not stored as part | |
904 | * of station information since mac80211 may not have had | |
905 | * a chance to remove all the keys. When device is | |
906 | * reconfigured by mac80211 after an error all keys will | |
907 | * be reconfigured. | |
908 | */ | |
909 | memset(ctx->wep_keys, 0, sizeof(ctx->wep_keys)); | |
910 | ctx->key_mapping_keys = 0; | |
911 | } | |
912 | ||
fa23cb04 | 913 | spin_unlock_bh(&priv->sta_lock); |
d316383d JB |
914 | } |
915 | ||
78e5a464 | 916 | void iwl_down(struct iwl_priv *priv) |
b481de9c | 917 | { |
22dd2fd2 | 918 | int exit_pending; |
b481de9c | 919 | |
e1623446 | 920 | IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n"); |
b481de9c | 921 | |
b1eea297 | 922 | lockdep_assert_held(&priv->mutex); |
78e5a464 | 923 | |
d745d472 SG |
924 | iwl_scan_cancel_timeout(priv, 200); |
925 | ||
63013ae3 | 926 | exit_pending = |
83626404 | 927 | test_and_set_bit(STATUS_EXIT_PENDING, &priv->status); |
b481de9c | 928 | |
dcef732c | 929 | iwl_clear_ucode_stations(priv, NULL); |
a194e324 | 930 | iwl_dealloc_bcast_stations(priv); |
db125c78 | 931 | iwl_clear_driver_stations(priv); |
b481de9c | 932 | |
a1174138 | 933 | /* reset BT coex data */ |
da5dbb97 | 934 | priv->bt_status = 0; |
207ecc5e MV |
935 | priv->cur_rssi_ctx = NULL; |
936 | priv->bt_is_sco = 0; | |
0d8877a1 | 937 | if (priv->lib->bt_params) |
7cb1b088 | 938 | priv->bt_traffic_load = |
0d8877a1 | 939 | priv->lib->bt_params->bt_init_traffic_load; |
7cb1b088 WYG |
940 | else |
941 | priv->bt_traffic_load = 0; | |
bee008b7 WYG |
942 | priv->bt_full_concurrent = false; |
943 | priv->bt_ci_compliance = 0; | |
a1174138 | 944 | |
b481de9c ZY |
945 | /* Wipe out the EXIT_PENDING status bit if we are not actually |
946 | * exiting the module */ | |
947 | if (!exit_pending) | |
83626404 | 948 | clear_bit(STATUS_EXIT_PENDING, &priv->status); |
b481de9c | 949 | |
859cfb0a | 950 | if (priv->mac80211_registered) |
b481de9c ZY |
951 | ieee80211_stop_queues(priv->hw); |
952 | ||
8f7ffbe2 | 953 | priv->ucode_loaded = false; |
68e8dfda | 954 | iwl_trans_stop_device(priv->trans); |
909e9b23 | 955 | |
622a9268 IP |
956 | /* Set num_aux_in_flight must be done after the transport is stopped */ |
957 | atomic_set(&priv->num_aux_in_flight, 0); | |
958 | ||
1a10f433 | 959 | /* Clear out all status bits but a few that are stable across reset */ |
1353a7ba | 960 | priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) << |
b481de9c | 961 | STATUS_RF_KILL_HW | |
17acd0b6 DF |
962 | test_bit(STATUS_FW_ERROR, &priv->status) << |
963 | STATUS_FW_ERROR | | |
83626404 | 964 | test_bit(STATUS_EXIT_PENDING, &priv->status) << |
052ec3f1 | 965 | STATUS_EXIT_PENDING; |
b481de9c | 966 | |
77834543 | 967 | dev_kfree_skb(priv->beacon_skb); |
12e934dc | 968 | priv->beacon_skb = NULL; |
b481de9c ZY |
969 | } |
970 | ||
b481de9c ZY |
971 | /***************************************************************************** |
972 | * | |
973 | * Workqueue callbacks | |
974 | * | |
975 | *****************************************************************************/ | |
976 | ||
16e727e8 EG |
977 | static void iwl_bg_run_time_calib_work(struct work_struct *work) |
978 | { | |
979 | struct iwl_priv *priv = container_of(work, struct iwl_priv, | |
980 | run_time_calib_work); | |
981 | ||
b1eea297 | 982 | mutex_lock(&priv->mutex); |
16e727e8 | 983 | |
83626404 DF |
984 | if (test_bit(STATUS_EXIT_PENDING, &priv->status) || |
985 | test_bit(STATUS_SCANNING, &priv->status)) { | |
b1eea297 | 986 | mutex_unlock(&priv->mutex); |
16e727e8 EG |
987 | return; |
988 | } | |
989 | ||
990 | if (priv->start_calib) { | |
0da0e5bf JB |
991 | iwl_chain_noise_calibration(priv); |
992 | iwl_sensitivity_calibration(priv); | |
16e727e8 EG |
993 | } |
994 | ||
b1eea297 | 995 | mutex_unlock(&priv->mutex); |
16e727e8 EG |
996 | } |
997 | ||
7335613a | 998 | void iwlagn_prepare_restart(struct iwl_priv *priv) |
e43e85c4 | 999 | { |
e43e85c4 JB |
1000 | bool bt_full_concurrent; |
1001 | u8 bt_ci_compliance; | |
1002 | u8 bt_load; | |
1003 | u8 bt_status; | |
207ecc5e | 1004 | bool bt_is_sco; |
9eae88fa | 1005 | int i; |
e43e85c4 | 1006 | |
b1eea297 | 1007 | lockdep_assert_held(&priv->mutex); |
e43e85c4 | 1008 | |
e43e85c4 JB |
1009 | priv->is_open = 0; |
1010 | ||
1011 | /* | |
1012 | * __iwl_down() will clear the BT status variables, | |
1013 | * which is correct, but when we restart we really | |
1014 | * want to keep them so restore them afterwards. | |
1015 | * | |
1016 | * The restart process will later pick them up and | |
1017 | * re-configure the hw when we reconfigure the BT | |
1018 | * command. | |
1019 | */ | |
1020 | bt_full_concurrent = priv->bt_full_concurrent; | |
1021 | bt_ci_compliance = priv->bt_ci_compliance; | |
1022 | bt_load = priv->bt_traffic_load; | |
1023 | bt_status = priv->bt_status; | |
207ecc5e | 1024 | bt_is_sco = priv->bt_is_sco; |
e43e85c4 | 1025 | |
78e5a464 | 1026 | iwl_down(priv); |
e43e85c4 JB |
1027 | |
1028 | priv->bt_full_concurrent = bt_full_concurrent; | |
1029 | priv->bt_ci_compliance = bt_ci_compliance; | |
1030 | priv->bt_traffic_load = bt_load; | |
1031 | priv->bt_status = bt_status; | |
207ecc5e | 1032 | priv->bt_is_sco = bt_is_sco; |
9eae88fa | 1033 | |
1479177b | 1034 | /* reset aggregation queues */ |
9eae88fa | 1035 | for (i = IWLAGN_FIRST_AMPDU_QUEUE; i < IWL_MAX_HW_QUEUES; i++) |
1479177b JB |
1036 | priv->queue_to_mac80211[i] = IWL_INVALID_MAC80211_QUEUE; |
1037 | /* and stop counts */ | |
1038 | for (i = 0; i < IWL_MAX_HW_QUEUES; i++) | |
1039 | atomic_set(&priv->queue_stop_count[i], 0); | |
9eae88fa JB |
1040 | |
1041 | memset(priv->agg_q_alloc, 0, sizeof(priv->agg_q_alloc)); | |
e43e85c4 JB |
1042 | } |
1043 | ||
5b9f8cd3 | 1044 | static void iwl_bg_restart(struct work_struct *data) |
b481de9c | 1045 | { |
c79dd5b5 | 1046 | struct iwl_priv *priv = container_of(data, struct iwl_priv, restart); |
b481de9c | 1047 | |
83626404 | 1048 | if (test_bit(STATUS_EXIT_PENDING, &priv->status)) |
b481de9c ZY |
1049 | return; |
1050 | ||
17acd0b6 | 1051 | if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) { |
b1eea297 | 1052 | mutex_lock(&priv->mutex); |
e43e85c4 | 1053 | iwlagn_prepare_restart(priv); |
b1eea297 | 1054 | mutex_unlock(&priv->mutex); |
a1174138 | 1055 | iwl_cancel_deferred_work(priv); |
40503f7b AB |
1056 | if (priv->mac80211_registered) |
1057 | ieee80211_restart_hw(priv->hw); | |
1058 | else | |
1059 | IWL_ERR(priv, | |
3c6acb61 | 1060 | "Cannot request restart before registrating with mac80211\n"); |
19cc1087 | 1061 | } else { |
ca7966c8 | 1062 | WARN_ON(1); |
19cc1087 | 1063 | } |
b481de9c ZY |
1064 | } |
1065 | ||
7335613a WYG |
1066 | /***************************************************************************** |
1067 | * | |
1068 | * driver setup and teardown | |
1069 | * | |
1070 | *****************************************************************************/ | |
1071 | ||
aca86268 | 1072 | static void iwl_setup_deferred_work(struct iwl_priv *priv) |
b481de9c | 1073 | { |
b429a773 | 1074 | priv->workqueue = alloc_ordered_workqueue(DRV_NAME, 0); |
b481de9c | 1075 | |
7335613a WYG |
1076 | INIT_WORK(&priv->restart, iwl_bg_restart); |
1077 | INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update); | |
1078 | INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work); | |
1079 | INIT_WORK(&priv->tx_flush, iwl_bg_tx_flush); | |
1080 | INIT_WORK(&priv->bt_full_concurrency, iwl_bg_bt_full_concurrency); | |
1081 | INIT_WORK(&priv->bt_runtime_config, iwl_bg_bt_runtime_config); | |
e655b9f0 | 1082 | |
7335613a | 1083 | iwl_setup_scan_deferred_work(priv); |
5a66926a | 1084 | |
0d8877a1 | 1085 | if (priv->lib->bt_params) |
562f08eb | 1086 | iwlagn_bt_setup_deferred_work(priv); |
5a66926a | 1087 | |
e99e88a9 | 1088 | timer_setup(&priv->statistics_periodic, iwl_bg_statistics_periodic, 0); |
6cd0b1cb | 1089 | |
e99e88a9 | 1090 | timer_setup(&priv->ucode_trace, iwl_bg_ucode_trace, 0); |
b481de9c ZY |
1091 | } |
1092 | ||
78e5a464 | 1093 | void iwl_cancel_deferred_work(struct iwl_priv *priv) |
c8ac61cf | 1094 | { |
0d8877a1 | 1095 | if (priv->lib->bt_params) |
562f08eb | 1096 | iwlagn_bt_cancel_deferred_work(priv); |
c8ac61cf | 1097 | |
7335613a WYG |
1098 | cancel_work_sync(&priv->run_time_calib_work); |
1099 | cancel_work_sync(&priv->beacon_update); | |
c8ac61cf | 1100 | |
7335613a | 1101 | iwl_cancel_scan_deferred_work(priv); |
c8ac61cf | 1102 | |
7335613a WYG |
1103 | cancel_work_sync(&priv->bt_full_concurrency); |
1104 | cancel_work_sync(&priv->bt_runtime_config); | |
c8ac61cf | 1105 | |
7335613a WYG |
1106 | del_timer_sync(&priv->statistics_periodic); |
1107 | del_timer_sync(&priv->ucode_trace); | |
1108 | } | |
c8ac61cf | 1109 | |
aca86268 | 1110 | static int iwl_init_drv(struct iwl_priv *priv) |
c8ac61cf | 1111 | { |
fa23cb04 | 1112 | spin_lock_init(&priv->sta_lock); |
c8ac61cf | 1113 | |
b1eea297 | 1114 | mutex_init(&priv->mutex); |
c8ac61cf | 1115 | |
e1991885 | 1116 | INIT_LIST_HEAD(&priv->calib_results); |
80e83da7 | 1117 | |
57fbcce3 | 1118 | priv->band = NL80211_BAND_2GHZ; |
c8ac61cf | 1119 | |
0d8877a1 | 1120 | priv->plcp_delta_threshold = priv->lib->plcp_delta_threshold; |
ab5c0f1f | 1121 | |
7335613a WYG |
1122 | priv->iw_mode = NL80211_IFTYPE_STATION; |
1123 | priv->current_ht_config.smps = IEEE80211_SMPS_STATIC; | |
1124 | priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF; | |
1125 | priv->agg_tids_count = 0; | |
c8ac61cf | 1126 | |
7335613a | 1127 | priv->rx_statistics_jiffies = jiffies; |
c8ac61cf | 1128 | |
7335613a WYG |
1129 | /* Choose which receivers/antennas to use */ |
1130 | iwlagn_set_rxon_chain(priv, &priv->contexts[IWL_RXON_CTX_BSS]); | |
c8ac61cf | 1131 | |
7335613a | 1132 | iwl_init_scan_params(priv); |
c8ac61cf | 1133 | |
7335613a | 1134 | /* init bt coex */ |
0d8877a1 JB |
1135 | if (priv->lib->bt_params && |
1136 | priv->lib->bt_params->advanced_bt_coexist) { | |
7335613a WYG |
1137 | priv->kill_ack_mask = IWLAGN_BT_KILL_ACK_MASK_DEFAULT; |
1138 | priv->kill_cts_mask = IWLAGN_BT_KILL_CTS_MASK_DEFAULT; | |
1139 | priv->bt_valid = IWLAGN_BT_ALL_VALID_MSK; | |
1140 | priv->bt_on_thresh = BT_ON_THRESHOLD_DEF; | |
1141 | priv->bt_duration = BT_DURATION_LIMIT_DEF; | |
1142 | priv->dynamic_frag_thresh = BT_FRAG_THRESHOLD_DEF; | |
1143 | } | |
c8ac61cf | 1144 | |
7335613a | 1145 | return 0; |
7335613a | 1146 | } |
c8ac61cf | 1147 | |
aca86268 | 1148 | static void iwl_uninit_drv(struct iwl_priv *priv) |
7335613a | 1149 | { |
7335613a WYG |
1150 | kfree(priv->scan_cmd); |
1151 | kfree(priv->beacon_cmd); | |
1152 | kfree(rcu_dereference_raw(priv->noa_data)); | |
e1991885 | 1153 | iwl_calib_free_results(priv); |
7335613a WYG |
1154 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
1155 | kfree(priv->wowlan_sram); | |
1156 | #endif | |
1157 | } | |
c8ac61cf | 1158 | |
aca86268 | 1159 | static void iwl_set_hw_params(struct iwl_priv *priv) |
07d4f1ad | 1160 | { |
2152268f | 1161 | if (priv->cfg->ht_params) |
9e295116 | 1162 | priv->hw_params.use_rts_for_aggregation = |
2152268f | 1163 | priv->cfg->ht_params->use_rts_for_aggregation; |
b9ad70da | 1164 | |
07d4f1ad | 1165 | /* Device-specific setup */ |
e9676695 | 1166 | priv->lib->set_hw_params(priv); |
07d4f1ad WYG |
1167 | } |
1168 | ||
119ea186 | 1169 | |
119ea186 | 1170 | |
07d3c15a | 1171 | /* show what optional capabilities we have */ |
aca86268 | 1172 | static void iwl_option_config(struct iwl_priv *priv) |
ebfa867d | 1173 | { |
ebfa867d | 1174 | #ifdef CONFIG_IWLWIFI_DEBUG |
07d3c15a | 1175 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEBUG enabled\n"); |
ebfa867d | 1176 | #else |
07d3c15a | 1177 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEBUG disabled\n"); |
ebfa867d | 1178 | #endif |
07d3c15a | 1179 | |
ebfa867d | 1180 | #ifdef CONFIG_IWLWIFI_DEBUGFS |
07d3c15a | 1181 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEBUGFS enabled\n"); |
ebfa867d | 1182 | #else |
07d3c15a | 1183 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEBUGFS disabled\n"); |
ebfa867d | 1184 | #endif |
07d3c15a | 1185 | |
ebfa867d | 1186 | #ifdef CONFIG_IWLWIFI_DEVICE_TRACING |
07d3c15a | 1187 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEVICE_TRACING enabled\n"); |
ebfa867d | 1188 | #else |
07d3c15a | 1189 | IWL_INFO(priv, "CONFIG_IWLWIFI_DEVICE_TRACING disabled\n"); |
ebfa867d | 1190 | #endif |
ebfa867d WYG |
1191 | } |
1192 | ||
26a7ca9a JB |
1193 | static int iwl_eeprom_init_hw_params(struct iwl_priv *priv) |
1194 | { | |
b7998c8b | 1195 | struct iwl_nvm_data *data = priv->nvm_data; |
b7998c8b EL |
1196 | |
1197 | if (data->sku_cap_11n_enable && | |
26a7ca9a JB |
1198 | !priv->cfg->ht_params) { |
1199 | IWL_ERR(priv, "Invalid 11n configuration\n"); | |
1200 | return -EINVAL; | |
1201 | } | |
1202 | ||
b7998c8b EL |
1203 | if (!data->sku_cap_11n_enable && !data->sku_cap_band_24GHz_enable && |
1204 | !data->sku_cap_band_52GHz_enable) { | |
26a7ca9a JB |
1205 | IWL_ERR(priv, "Invalid device sku\n"); |
1206 | return -EINVAL; | |
1207 | } | |
1208 | ||
3c6acb61 JB |
1209 | IWL_DEBUG_INFO(priv, |
1210 | "Device SKU: 24GHz %s %s, 52GHz %s %s, 11.n %s %s\n", | |
b7998c8b EL |
1211 | data->sku_cap_band_24GHz_enable ? "" : "NOT", "enabled", |
1212 | data->sku_cap_band_52GHz_enable ? "" : "NOT", "enabled", | |
1213 | data->sku_cap_11n_enable ? "" : "NOT", "enabled"); | |
26a7ca9a | 1214 | |
26a7ca9a | 1215 | priv->hw_params.tx_chains_num = |
b7998c8b | 1216 | num_of_ant(data->valid_tx_ant); |
26a7ca9a JB |
1217 | if (priv->cfg->rx_with_siso_diversity) |
1218 | priv->hw_params.rx_chains_num = 1; | |
1219 | else | |
1220 | priv->hw_params.rx_chains_num = | |
b7998c8b | 1221 | num_of_ant(data->valid_rx_ant); |
26a7ca9a | 1222 | |
468b4bf3 | 1223 | IWL_DEBUG_INFO(priv, "Valid Tx ant: 0x%X, Valid Rx ant: 0x%X\n", |
b7998c8b EL |
1224 | data->valid_tx_ant, |
1225 | data->valid_rx_ant); | |
26a7ca9a JB |
1226 | |
1227 | return 0; | |
1228 | } | |
1229 | ||
0692fe41 | 1230 | static struct iwl_op_mode *iwl_op_mode_dvm_start(struct iwl_trans *trans, |
2152268f | 1231 | const struct iwl_cfg *cfg, |
9da987ac MV |
1232 | const struct iwl_fw *fw, |
1233 | struct dentry *dbgfs_dir) | |
b2ea345e | 1234 | { |
b2ea345e WYG |
1235 | struct iwl_priv *priv; |
1236 | struct ieee80211_hw *hw; | |
d0f76d68 | 1237 | struct iwl_op_mode *op_mode; |
084dd791 | 1238 | u16 num_mac; |
a78be210 | 1239 | u32 ucode_flags; |
e7332691 | 1240 | struct iwl_trans_config trans_cfg = {}; |
d663ee73 JB |
1241 | static const u8 no_reclaim_cmds[] = { |
1242 | REPLY_RX_PHY_CMD, | |
d663ee73 JB |
1243 | REPLY_RX_MPDU_CMD, |
1244 | REPLY_COMPRESSED_BA, | |
1245 | STATISTICS_NOTIFICATION, | |
1246 | REPLY_TX, | |
1247 | }; | |
9eae88fa | 1248 | int i; |
b2ea345e WYG |
1249 | |
1250 | /************************ | |
1251 | * 1. Allocating HW data | |
1252 | ************************/ | |
fa06ec79 | 1253 | hw = iwl_alloc_all(); |
b2ea345e | 1254 | if (!hw) { |
2152268f | 1255 | pr_err("%s: Cannot allocate network device\n", cfg->name); |
807caf26 EG |
1256 | goto out; |
1257 | } | |
1258 | ||
d0f76d68 EG |
1259 | op_mode = hw->priv; |
1260 | op_mode->ops = &iwl_dvm_ops; | |
1261 | priv = IWL_OP_MODE_GET_DVM(op_mode); | |
68e8dfda | 1262 | priv->trans = trans; |
4b9844f5 | 1263 | priv->dev = trans->dev; |
2152268f | 1264 | priv->cfg = cfg; |
0692fe41 | 1265 | priv->fw = fw; |
a48709c5 | 1266 | |
2152268f | 1267 | switch (priv->cfg->device_family) { |
e9676695 JB |
1268 | case IWL_DEVICE_FAMILY_1000: |
1269 | case IWL_DEVICE_FAMILY_100: | |
ee4d5471 | 1270 | priv->lib = &iwl_dvm_1000_cfg; |
e9676695 JB |
1271 | break; |
1272 | case IWL_DEVICE_FAMILY_2000: | |
ee4d5471 | 1273 | priv->lib = &iwl_dvm_2000_cfg; |
e9676695 | 1274 | break; |
0d8877a1 JB |
1275 | case IWL_DEVICE_FAMILY_105: |
1276 | priv->lib = &iwl_dvm_105_cfg; | |
1277 | break; | |
e9676695 JB |
1278 | case IWL_DEVICE_FAMILY_2030: |
1279 | case IWL_DEVICE_FAMILY_135: | |
ee4d5471 | 1280 | priv->lib = &iwl_dvm_2030_cfg; |
e9676695 JB |
1281 | break; |
1282 | case IWL_DEVICE_FAMILY_5000: | |
ee4d5471 | 1283 | priv->lib = &iwl_dvm_5000_cfg; |
e9676695 JB |
1284 | break; |
1285 | case IWL_DEVICE_FAMILY_5150: | |
ee4d5471 | 1286 | priv->lib = &iwl_dvm_5150_cfg; |
e9676695 JB |
1287 | break; |
1288 | case IWL_DEVICE_FAMILY_6000: | |
e9676695 | 1289 | case IWL_DEVICE_FAMILY_6000i: |
0d8877a1 JB |
1290 | priv->lib = &iwl_dvm_6000_cfg; |
1291 | break; | |
1292 | case IWL_DEVICE_FAMILY_6005: | |
1293 | priv->lib = &iwl_dvm_6005_cfg; | |
1294 | break; | |
e9676695 JB |
1295 | case IWL_DEVICE_FAMILY_6050: |
1296 | case IWL_DEVICE_FAMILY_6150: | |
0d8877a1 | 1297 | priv->lib = &iwl_dvm_6050_cfg; |
e9676695 JB |
1298 | break; |
1299 | case IWL_DEVICE_FAMILY_6030: | |
ee4d5471 | 1300 | priv->lib = &iwl_dvm_6030_cfg; |
e9676695 JB |
1301 | break; |
1302 | default: | |
1303 | break; | |
1304 | } | |
1305 | ||
1306 | if (WARN_ON(!priv->lib)) | |
063c5166 | 1307 | goto out_free_hw; |
e9676695 | 1308 | |
3dc420be EG |
1309 | /* |
1310 | * Populate the state variables that the transport layer needs | |
1311 | * to know about. | |
1312 | */ | |
1313 | trans_cfg.op_mode = op_mode; | |
d663ee73 JB |
1314 | trans_cfg.no_reclaim_cmds = no_reclaim_cmds; |
1315 | trans_cfg.n_no_reclaim_cmds = ARRAY_SIZE(no_reclaim_cmds); | |
6c4fbcbc EG |
1316 | |
1317 | switch (iwlwifi_mod_params.amsdu_size) { | |
4bdd4dfe | 1318 | case IWL_AMSDU_DEF: |
6c4fbcbc EG |
1319 | case IWL_AMSDU_4K: |
1320 | trans_cfg.rx_buf_size = IWL_AMSDU_4K; | |
1321 | break; | |
1322 | case IWL_AMSDU_8K: | |
1323 | trans_cfg.rx_buf_size = IWL_AMSDU_8K; | |
1324 | break; | |
1325 | case IWL_AMSDU_12K: | |
1326 | default: | |
1327 | trans_cfg.rx_buf_size = IWL_AMSDU_4K; | |
1328 | pr_err("Unsupported amsdu_size: %d\n", | |
1329 | iwlwifi_mod_params.amsdu_size); | |
1330 | } | |
1331 | ||
4cf677fd EG |
1332 | trans_cfg.cmd_q_wdg_timeout = IWL_WATCHDOG_DISABLED; |
1333 | ||
39bdb17e SD |
1334 | trans_cfg.command_groups = iwl_dvm_groups; |
1335 | trans_cfg.command_groups_size = ARRAY_SIZE(iwl_dvm_groups); | |
1336 | ||
b04db9ac | 1337 | trans_cfg.cmd_fifo = IWLAGN_CMD_FIFO_NUM; |
21cb3222 JB |
1338 | trans_cfg.cb_data_offs = offsetof(struct ieee80211_tx_info, |
1339 | driver_data[2]); | |
9bdfbfad | 1340 | |
303e56f2 EG |
1341 | WARN_ON(sizeof(priv->transport_queue_stop) * BITS_PER_BYTE < |
1342 | priv->cfg->base_params->num_of_queues); | |
1343 | ||
9bdfbfad MV |
1344 | ucode_flags = fw->ucode_capa.flags; |
1345 | ||
c6f600fc MV |
1346 | if (ucode_flags & IWL_UCODE_TLV_FLAGS_PAN) { |
1347 | priv->sta_key_max_num = STA_KEY_MAX_NUM_PAN; | |
1348 | trans_cfg.cmd_queue = IWL_IPAN_CMD_QUEUE_NUM; | |
1349 | } else { | |
1350 | priv->sta_key_max_num = STA_KEY_MAX_NUM; | |
1351 | trans_cfg.cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM; | |
1352 | } | |
1353 | ||
92d743ae | 1354 | /* Configure transport layer */ |
68e8dfda | 1355 | iwl_trans_configure(priv->trans, &trans_cfg); |
ed277c93 | 1356 | |
f042c2eb JB |
1357 | trans->rx_mpdu_cmd = REPLY_RX_MPDU_CMD; |
1358 | trans->rx_mpdu_cmd_hdr_size = sizeof(struct iwl_rx_mpdu_res_start); | |
39bdb17e SD |
1359 | trans->command_groups = trans_cfg.command_groups; |
1360 | trans->command_groups_size = trans_cfg.command_groups_size; | |
f042c2eb | 1361 | |
b2ea345e | 1362 | /* At this point both hw and priv are allocated. */ |
8f2d3d2a | 1363 | |
68e8dfda | 1364 | SET_IEEE80211_DEV(priv->hw, priv->trans->dev); |
b481de9c | 1365 | |
07d3c15a | 1366 | iwl_option_config(priv); |
ebfa867d | 1367 | |
e1623446 | 1368 | IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n"); |
316c30d9 | 1369 | |
bee008b7 WYG |
1370 | /* is antenna coupling more than 35dB ? */ |
1371 | priv->bt_ant_couple_ok = | |
3b37f4c9 | 1372 | (iwlwifi_mod_params.antenna_coupling > |
48f20d35 EG |
1373 | IWL_BT_ANTENNA_COUPLING_THRESHOLD) ? |
1374 | true : false; | |
bee008b7 | 1375 | |
bc53cd49 EG |
1376 | /* bt channel inhibition enabled*/ |
1377 | priv->bt_ch_announce = true; | |
9f28ebc3 WYG |
1378 | IWL_DEBUG_INFO(priv, "BT channel inhibition is %s\n", |
1379 | (priv->bt_ch_announce) ? "On" : "Off"); | |
f37837c9 | 1380 | |
731a29b7 | 1381 | /* these spin locks will be used in apm_ops.init and EEPROM access |
a8b50a0a MA |
1382 | * we should init now |
1383 | */ | |
4ff70fcd | 1384 | spin_lock_init(&priv->statistics.lock); |
4843b5a7 | 1385 | |
084dd791 | 1386 | /*********************** |
3dc420be | 1387 | * 2. Read REV register |
084dd791 | 1388 | ***********************/ |
c11362c0 | 1389 | IWL_INFO(priv, "Detected %s, REV=0x%X\n", |
2152268f | 1390 | priv->cfg->name, priv->trans->hw_rev); |
316c30d9 | 1391 | |
68e8dfda | 1392 | if (iwl_trans_start_hw(priv->trans)) |
063c5166 | 1393 | goto out_free_hw; |
1e89cbac | 1394 | |
88f10a17 | 1395 | /* Read the EEPROM */ |
26a7ca9a JB |
1396 | if (iwl_read_eeprom(priv->trans, &priv->eeprom_blob, |
1397 | &priv->eeprom_blob_size)) { | |
15b1687c | 1398 | IWL_ERR(priv, "Unable to init EEPROM\n"); |
063c5166 | 1399 | goto out_free_hw; |
316c30d9 | 1400 | } |
26a7ca9a | 1401 | |
88f10a17 | 1402 | /* Reset chip to save power until we load uCode during "up". */ |
a4082843 | 1403 | iwl_trans_stop_device(priv->trans); |
88f10a17 | 1404 | |
b7998c8b | 1405 | priv->nvm_data = iwl_parse_eeprom_data(priv->trans->dev, priv->cfg, |
26a7ca9a JB |
1406 | priv->eeprom_blob, |
1407 | priv->eeprom_blob_size); | |
b7998c8b | 1408 | if (!priv->nvm_data) |
26a7ca9a JB |
1409 | goto out_free_eeprom_blob; |
1410 | ||
b7998c8b | 1411 | if (iwl_nvm_check_version(priv->nvm_data, priv->trans)) |
c8f16138 | 1412 | goto out_free_eeprom; |
8614f360 | 1413 | |
88f10a17 | 1414 | if (iwl_eeprom_init_hw_params(priv)) |
21a5b3c6 WYG |
1415 | goto out_free_eeprom; |
1416 | ||
02883017 | 1417 | /* extract MAC Address */ |
b7998c8b | 1418 | memcpy(priv->addresses[0].addr, priv->nvm_data->hw_addr, ETH_ALEN); |
c6fa17ed WYG |
1419 | IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->addresses[0].addr); |
1420 | priv->hw->wiphy->addresses = priv->addresses; | |
1421 | priv->hw->wiphy->n_addresses = 1; | |
b7998c8b | 1422 | num_mac = priv->nvm_data->n_hw_addrs; |
c6fa17ed WYG |
1423 | if (num_mac > 1) { |
1424 | memcpy(priv->addresses[1].addr, priv->addresses[0].addr, | |
1425 | ETH_ALEN); | |
1426 | priv->addresses[1].addr[5]++; | |
1427 | priv->hw->wiphy->n_addresses++; | |
1428 | } | |
316c30d9 | 1429 | |
3dc420be EG |
1430 | /************************ |
1431 | * 4. Setup HW constants | |
1432 | ************************/ | |
1433 | iwl_set_hw_params(priv); | |
1434 | ||
b7998c8b | 1435 | if (!(priv->nvm_data->sku_cap_ipan_enable)) { |
3c6acb61 | 1436 | IWL_DEBUG_INFO(priv, "Your EEPROM disabled PAN\n"); |
3dc420be EG |
1437 | ucode_flags &= ~IWL_UCODE_TLV_FLAGS_PAN; |
1438 | /* | |
1439 | * if not PAN, then don't support P2P -- might be a uCode | |
1440 | * packaging bug or due to the eeprom check above | |
1441 | */ | |
3dc420be EG |
1442 | priv->sta_key_max_num = STA_KEY_MAX_NUM; |
1443 | trans_cfg.cmd_queue = IWL_DEFAULT_CMD_QUEUE_NUM; | |
1444 | ||
1445 | /* Configure transport layer again*/ | |
68e8dfda | 1446 | iwl_trans_configure(priv->trans, &trans_cfg); |
3dc420be EG |
1447 | } |
1448 | ||
316c30d9 | 1449 | /******************* |
3dc420be | 1450 | * 5. Setup priv |
316c30d9 | 1451 | *******************/ |
9eae88fa | 1452 | for (i = 0; i < IWL_MAX_HW_QUEUES; i++) { |
1479177b JB |
1453 | priv->queue_to_mac80211[i] = IWL_INVALID_MAC80211_QUEUE; |
1454 | if (i < IWLAGN_FIRST_AMPDU_QUEUE && | |
1455 | i != IWL_DEFAULT_CMD_QUEUE_NUM && | |
1456 | i != IWL_IPAN_CMD_QUEUE_NUM) | |
1457 | priv->queue_to_mac80211[i] = i; | |
1458 | atomic_set(&priv->queue_stop_count[i], 0); | |
9eae88fa JB |
1459 | } |
1460 | ||
88f10a17 | 1461 | if (iwl_init_drv(priv)) |
399f4900 | 1462 | goto out_free_eeprom; |
88f10a17 | 1463 | |
bf85ea4f | 1464 | /* At this point both hw and priv are initialized. */ |
316c30d9 | 1465 | |
316c30d9 | 1466 | /******************** |
3dc420be | 1467 | * 6. Setup services |
316c30d9 | 1468 | ********************/ |
4e39317d | 1469 | iwl_setup_deferred_work(priv); |
653fa4a0 | 1470 | iwl_setup_rx_handlers(priv); |
316c30d9 | 1471 | |
58d0f361 | 1472 | iwl_power_initialize(priv); |
39b73fb1 | 1473 | iwl_tt_initialize(priv); |
158bea07 | 1474 | |
e211b242 EG |
1475 | snprintf(priv->hw->wiphy->fw_version, |
1476 | sizeof(priv->hw->wiphy->fw_version), | |
1477 | "%s", fw->fw_version); | |
1478 | ||
1479 | priv->new_scan_threshold_behaviour = | |
a78be210 | 1480 | !!(ucode_flags & IWL_UCODE_TLV_FLAGS_NEWSCAN); |
562db532 | 1481 | |
e211b242 EG |
1482 | priv->phy_calib_chain_noise_reset_cmd = |
1483 | fw->ucode_capa.standard_phy_calibration_size; | |
1484 | priv->phy_calib_chain_noise_gain_cmd = | |
1485 | fw->ucode_capa.standard_phy_calibration_size + 1; | |
1486 | ||
1487 | /* initialize all valid contexts */ | |
a78be210 | 1488 | iwl_init_context(priv, ucode_flags); |
e211b242 EG |
1489 | |
1490 | /************************************************** | |
1491 | * This is still part of probe() in a sense... | |
1492 | * | |
3dc420be | 1493 | * 7. Setup and register with mac80211 and debugfs |
e211b242 | 1494 | **************************************************/ |
88f10a17 | 1495 | if (iwlagn_mac_setup_register(priv, &fw->ucode_capa)) |
7d47618a | 1496 | goto out_destroy_workqueue; |
158bea07 | 1497 | |
9da987ac MV |
1498 | if (iwl_dbgfs_register(priv, dbgfs_dir)) |
1499 | goto out_mac80211_unregister; | |
e211b242 | 1500 | |
d0f76d68 | 1501 | return op_mode; |
b481de9c | 1502 | |
9da987ac MV |
1503 | out_mac80211_unregister: |
1504 | iwlagn_mac_unregister(priv); | |
34c1b7ba | 1505 | out_destroy_workqueue: |
273a5768 | 1506 | iwl_tt_exit(priv); |
273a5768 | 1507 | iwl_cancel_deferred_work(priv); |
1ee158d8 JB |
1508 | destroy_workqueue(priv->workqueue); |
1509 | priv->workqueue = NULL; | |
6ba87956 | 1510 | iwl_uninit_drv(priv); |
26a7ca9a JB |
1511 | out_free_eeprom_blob: |
1512 | kfree(priv->eeprom_blob); | |
34c1b7ba | 1513 | out_free_eeprom: |
1dad3e0a | 1514 | kfree(priv->nvm_data); |
063c5166 | 1515 | out_free_hw: |
d7c76f4c | 1516 | ieee80211_free_hw(priv->hw); |
34c1b7ba | 1517 | out: |
d0f76d68 EG |
1518 | op_mode = NULL; |
1519 | return op_mode; | |
b481de9c ZY |
1520 | } |
1521 | ||
aca86268 | 1522 | static void iwl_op_mode_dvm_stop(struct iwl_op_mode *op_mode) |
b481de9c | 1523 | { |
d0f76d68 EG |
1524 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); |
1525 | ||
e1623446 | 1526 | IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n"); |
b481de9c | 1527 | |
09af1403 | 1528 | iwlagn_mac_unregister(priv); |
c4f55232 | 1529 | |
39b73fb1 WYG |
1530 | iwl_tt_exit(priv); |
1531 | ||
26a7ca9a | 1532 | kfree(priv->eeprom_blob); |
1dad3e0a | 1533 | kfree(priv->nvm_data); |
b481de9c | 1534 | |
948c171c | 1535 | /*netif_stop_queue(dev); */ |
1ee158d8 | 1536 | flush_workqueue(priv->workqueue); |
948c171c | 1537 | |
ade4c649 | 1538 | /* ieee80211_unregister_hw calls iwlagn_mac_stop, which flushes |
1ee158d8 | 1539 | * priv->workqueue... so we can't take down the workqueue |
b481de9c | 1540 | * until now... */ |
1ee158d8 JB |
1541 | destroy_workqueue(priv->workqueue); |
1542 | priv->workqueue = NULL; | |
b481de9c | 1543 | |
6ba87956 | 1544 | iwl_uninit_drv(priv); |
b481de9c | 1545 | |
77834543 | 1546 | dev_kfree_skb(priv->beacon_skb); |
b481de9c | 1547 | |
a4082843 | 1548 | iwl_trans_op_mode_leave(priv->trans); |
b481de9c ZY |
1549 | ieee80211_free_hw(priv->hw); |
1550 | } | |
1551 | ||
2fdfc476 MV |
1552 | static const char * const desc_lookup_text[] = { |
1553 | "OK", | |
1554 | "FAIL", | |
1555 | "BAD_PARAM", | |
1556 | "BAD_CHECKSUM", | |
1557 | "NMI_INTERRUPT_WDG", | |
1558 | "SYSASSERT", | |
1559 | "FATAL_ERROR", | |
1560 | "BAD_COMMAND", | |
1561 | "HW_ERROR_TUNE_LOCK", | |
1562 | "HW_ERROR_TEMPERATURE", | |
1563 | "ILLEGAL_CHAN_FREQ", | |
1564 | "VCC_NOT_STABLE", | |
1565 | "FH_ERROR", | |
1566 | "NMI_INTERRUPT_HOST", | |
1567 | "NMI_INTERRUPT_ACTION_PT", | |
1568 | "NMI_INTERRUPT_UNKNOWN", | |
1569 | "UCODE_VERSION_MISMATCH", | |
1570 | "HW_ERROR_ABS_LOCK", | |
1571 | "HW_ERROR_CAL_LOCK_FAIL", | |
1572 | "NMI_INTERRUPT_INST_ACTION_PT", | |
1573 | "NMI_INTERRUPT_DATA_ACTION_PT", | |
1574 | "NMI_TRM_HW_ER", | |
1575 | "NMI_INTERRUPT_TRM", | |
1576 | "NMI_INTERRUPT_BREAK_POINT", | |
1577 | "DEBUG_0", | |
1578 | "DEBUG_1", | |
1579 | "DEBUG_2", | |
1580 | "DEBUG_3", | |
1581 | }; | |
1582 | ||
1583 | static struct { char *name; u8 num; } advanced_lookup[] = { | |
1584 | { "NMI_INTERRUPT_WDG", 0x34 }, | |
1585 | { "SYSASSERT", 0x35 }, | |
1586 | { "UCODE_VERSION_MISMATCH", 0x37 }, | |
1587 | { "BAD_COMMAND", 0x38 }, | |
1588 | { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C }, | |
1589 | { "FATAL_ERROR", 0x3D }, | |
1590 | { "NMI_TRM_HW_ERR", 0x46 }, | |
1591 | { "NMI_INTERRUPT_TRM", 0x4C }, | |
1592 | { "NMI_INTERRUPT_BREAK_POINT", 0x54 }, | |
1593 | { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C }, | |
1594 | { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 }, | |
1595 | { "NMI_INTERRUPT_HOST", 0x66 }, | |
1596 | { "NMI_INTERRUPT_ACTION_PT", 0x7C }, | |
1597 | { "NMI_INTERRUPT_UNKNOWN", 0x84 }, | |
1598 | { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 }, | |
1599 | { "ADVANCED_SYSASSERT", 0 }, | |
1600 | }; | |
1601 | ||
1602 | static const char *desc_lookup(u32 num) | |
1603 | { | |
1604 | int i; | |
1605 | int max = ARRAY_SIZE(desc_lookup_text); | |
1606 | ||
1607 | if (num < max) | |
1608 | return desc_lookup_text[num]; | |
1609 | ||
1610 | max = ARRAY_SIZE(advanced_lookup) - 1; | |
1611 | for (i = 0; i < max; i++) { | |
1612 | if (advanced_lookup[i].num == num) | |
1613 | break; | |
1614 | } | |
1615 | return advanced_lookup[i].name; | |
1616 | } | |
1617 | ||
1618 | #define ERROR_START_OFFSET (1 * sizeof(u32)) | |
1619 | #define ERROR_ELEM_SIZE (7 * sizeof(u32)) | |
1620 | ||
1621 | static void iwl_dump_nic_error_log(struct iwl_priv *priv) | |
1622 | { | |
68e8dfda | 1623 | struct iwl_trans *trans = priv->trans; |
2fdfc476 MV |
1624 | u32 base; |
1625 | struct iwl_error_event_table table; | |
1626 | ||
1627 | base = priv->device_pointers.error_event_table; | |
a42506eb | 1628 | if (priv->cur_ucode == IWL_UCODE_INIT) { |
2fdfc476 | 1629 | if (!base) |
e3ec26de | 1630 | base = priv->fw->init_errlog_ptr; |
2fdfc476 MV |
1631 | } else { |
1632 | if (!base) | |
e3ec26de | 1633 | base = priv->fw->inst_errlog_ptr; |
2fdfc476 MV |
1634 | } |
1635 | ||
1636 | if (!iwlagn_hw_valid_rtc_data_addr(base)) { | |
1637 | IWL_ERR(priv, | |
1638 | "Not valid error log pointer 0x%08X for %s uCode\n", | |
1639 | base, | |
a42506eb | 1640 | (priv->cur_ucode == IWL_UCODE_INIT) |
2fdfc476 MV |
1641 | ? "Init" : "RT"); |
1642 | return; | |
1643 | } | |
1644 | ||
1645 | /*TODO: Update dbgfs with ISR error stats obtained below */ | |
4fd442db | 1646 | iwl_trans_read_mem_bytes(trans, base, &table, sizeof(table)); |
2fdfc476 MV |
1647 | |
1648 | if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) { | |
1649 | IWL_ERR(trans, "Start IWL Error Log Dump:\n"); | |
1650 | IWL_ERR(trans, "Status: 0x%08lX, count: %d\n", | |
74fda971 | 1651 | priv->status, table.valid); |
2fdfc476 MV |
1652 | } |
1653 | ||
1654 | trace_iwlwifi_dev_ucode_error(trans->dev, table.error_id, table.tsf_low, | |
1655 | table.data1, table.data2, table.line, | |
7d3ca7f4 EG |
1656 | table.blink2, table.ilink1, table.ilink2, |
1657 | table.bcon_time, table.gp1, table.gp2, | |
1658 | table.gp3, table.ucode_ver, table.hw_ver, | |
1659 | 0, table.brd_ver); | |
2fdfc476 MV |
1660 | IWL_ERR(priv, "0x%08X | %-28s\n", table.error_id, |
1661 | desc_lookup(table.error_id)); | |
1662 | IWL_ERR(priv, "0x%08X | uPc\n", table.pc); | |
1663 | IWL_ERR(priv, "0x%08X | branchlink1\n", table.blink1); | |
1664 | IWL_ERR(priv, "0x%08X | branchlink2\n", table.blink2); | |
1665 | IWL_ERR(priv, "0x%08X | interruptlink1\n", table.ilink1); | |
1666 | IWL_ERR(priv, "0x%08X | interruptlink2\n", table.ilink2); | |
1667 | IWL_ERR(priv, "0x%08X | data1\n", table.data1); | |
1668 | IWL_ERR(priv, "0x%08X | data2\n", table.data2); | |
1669 | IWL_ERR(priv, "0x%08X | line\n", table.line); | |
1670 | IWL_ERR(priv, "0x%08X | beacon time\n", table.bcon_time); | |
1671 | IWL_ERR(priv, "0x%08X | tsf low\n", table.tsf_low); | |
1672 | IWL_ERR(priv, "0x%08X | tsf hi\n", table.tsf_hi); | |
1673 | IWL_ERR(priv, "0x%08X | time gp1\n", table.gp1); | |
1674 | IWL_ERR(priv, "0x%08X | time gp2\n", table.gp2); | |
1675 | IWL_ERR(priv, "0x%08X | time gp3\n", table.gp3); | |
1676 | IWL_ERR(priv, "0x%08X | uCode version\n", table.ucode_ver); | |
1677 | IWL_ERR(priv, "0x%08X | hw version\n", table.hw_ver); | |
1678 | IWL_ERR(priv, "0x%08X | board version\n", table.brd_ver); | |
1679 | IWL_ERR(priv, "0x%08X | hcmd\n", table.hcmd); | |
1680 | IWL_ERR(priv, "0x%08X | isr0\n", table.isr0); | |
1681 | IWL_ERR(priv, "0x%08X | isr1\n", table.isr1); | |
1682 | IWL_ERR(priv, "0x%08X | isr2\n", table.isr2); | |
1683 | IWL_ERR(priv, "0x%08X | isr3\n", table.isr3); | |
1684 | IWL_ERR(priv, "0x%08X | isr4\n", table.isr4); | |
1685 | IWL_ERR(priv, "0x%08X | isr_pref\n", table.isr_pref); | |
1686 | IWL_ERR(priv, "0x%08X | wait_event\n", table.wait_event); | |
1687 | IWL_ERR(priv, "0x%08X | l2p_control\n", table.l2p_control); | |
1688 | IWL_ERR(priv, "0x%08X | l2p_duration\n", table.l2p_duration); | |
1689 | IWL_ERR(priv, "0x%08X | l2p_mhvalid\n", table.l2p_mhvalid); | |
1690 | IWL_ERR(priv, "0x%08X | l2p_addr_match\n", table.l2p_addr_match); | |
1691 | IWL_ERR(priv, "0x%08X | lmpm_pmg_sel\n", table.lmpm_pmg_sel); | |
1692 | IWL_ERR(priv, "0x%08X | timestamp\n", table.u_timestamp); | |
1693 | IWL_ERR(priv, "0x%08X | flow_handler\n", table.flow_handler); | |
1694 | } | |
1695 | ||
1696 | #define EVENT_START_OFFSET (4 * sizeof(u32)) | |
1697 | ||
1698 | /** | |
1699 | * iwl_print_event_log - Dump error event log to syslog | |
1700 | * | |
1701 | */ | |
1702 | static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx, | |
1703 | u32 num_events, u32 mode, | |
1704 | int pos, char **buf, size_t bufsz) | |
1705 | { | |
1706 | u32 i; | |
1707 | u32 base; /* SRAM byte address of event log header */ | |
1708 | u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */ | |
1709 | u32 ptr; /* SRAM byte address of log data */ | |
1710 | u32 ev, time, data; /* event log data */ | |
1711 | unsigned long reg_flags; | |
1712 | ||
68e8dfda | 1713 | struct iwl_trans *trans = priv->trans; |
2fdfc476 MV |
1714 | |
1715 | if (num_events == 0) | |
1716 | return pos; | |
1717 | ||
1718 | base = priv->device_pointers.log_event_table; | |
a42506eb | 1719 | if (priv->cur_ucode == IWL_UCODE_INIT) { |
2fdfc476 | 1720 | if (!base) |
e3ec26de | 1721 | base = priv->fw->init_evtlog_ptr; |
2fdfc476 MV |
1722 | } else { |
1723 | if (!base) | |
e3ec26de | 1724 | base = priv->fw->inst_evtlog_ptr; |
2fdfc476 MV |
1725 | } |
1726 | ||
1727 | if (mode == 0) | |
1728 | event_size = 2 * sizeof(u32); | |
1729 | else | |
1730 | event_size = 3 * sizeof(u32); | |
1731 | ||
1732 | ptr = base + EVENT_START_OFFSET + (start_idx * event_size); | |
1733 | ||
1734 | /* Make sure device is powered up for SRAM reads */ | |
23ba9340 | 1735 | if (!iwl_trans_grab_nic_access(trans, ®_flags)) |
e56b04ef | 1736 | return pos; |
2fdfc476 MV |
1737 | |
1738 | /* Set starting address; reads will auto-increment */ | |
1739 | iwl_write32(trans, HBUS_TARG_MEM_RADDR, ptr); | |
1740 | ||
1741 | /* "time" is actually "data" for mode 0 (no timestamp). | |
1742 | * place event id # at far right for easier visual parsing. */ | |
1743 | for (i = 0; i < num_events; i++) { | |
1744 | ev = iwl_read32(trans, HBUS_TARG_MEM_RDAT); | |
1745 | time = iwl_read32(trans, HBUS_TARG_MEM_RDAT); | |
1746 | if (mode == 0) { | |
1747 | /* data, ev */ | |
1748 | if (bufsz) { | |
1749 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1750 | "EVT_LOG:0x%08x:%04u\n", | |
1751 | time, ev); | |
1752 | } else { | |
1753 | trace_iwlwifi_dev_ucode_event(trans->dev, 0, | |
1754 | time, ev); | |
1755 | IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n", | |
1756 | time, ev); | |
1757 | } | |
1758 | } else { | |
1759 | data = iwl_read32(trans, HBUS_TARG_MEM_RDAT); | |
1760 | if (bufsz) { | |
1761 | pos += scnprintf(*buf + pos, bufsz - pos, | |
1762 | "EVT_LOGT:%010u:0x%08x:%04u\n", | |
1763 | time, data, ev); | |
1764 | } else { | |
1765 | IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n", | |
1766 | time, data, ev); | |
1767 | trace_iwlwifi_dev_ucode_event(trans->dev, time, | |
1768 | data, ev); | |
1769 | } | |
1770 | } | |
1771 | } | |
1772 | ||
1773 | /* Allow device to power down */ | |
e56b04ef | 1774 | iwl_trans_release_nic_access(trans, ®_flags); |
2fdfc476 MV |
1775 | return pos; |
1776 | } | |
1777 | ||
1778 | /** | |
1779 | * iwl_print_last_event_logs - Dump the newest # of event log to syslog | |
1780 | */ | |
1781 | static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity, | |
1782 | u32 num_wraps, u32 next_entry, | |
1783 | u32 size, u32 mode, | |
1784 | int pos, char **buf, size_t bufsz) | |
1785 | { | |
1786 | /* | |
1787 | * display the newest DEFAULT_LOG_ENTRIES entries | |
1788 | * i.e the entries just before the next ont that uCode would fill. | |
1789 | */ | |
1790 | if (num_wraps) { | |
1791 | if (next_entry < size) { | |
1792 | pos = iwl_print_event_log(priv, | |
1793 | capacity - (size - next_entry), | |
1794 | size - next_entry, mode, | |
1795 | pos, buf, bufsz); | |
1796 | pos = iwl_print_event_log(priv, 0, | |
1797 | next_entry, mode, | |
1798 | pos, buf, bufsz); | |
1799 | } else | |
1800 | pos = iwl_print_event_log(priv, next_entry - size, | |
1801 | size, mode, pos, buf, bufsz); | |
1802 | } else { | |
1803 | if (next_entry < size) { | |
1804 | pos = iwl_print_event_log(priv, 0, next_entry, | |
1805 | mode, pos, buf, bufsz); | |
1806 | } else { | |
1807 | pos = iwl_print_event_log(priv, next_entry - size, | |
1808 | size, mode, pos, buf, bufsz); | |
1809 | } | |
1810 | } | |
1811 | return pos; | |
1812 | } | |
1813 | ||
1814 | #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20) | |
1815 | ||
1816 | int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log, | |
a6db0061 | 1817 | char **buf) |
2fdfc476 MV |
1818 | { |
1819 | u32 base; /* SRAM byte address of event log header */ | |
1820 | u32 capacity; /* event log capacity in # entries */ | |
1821 | u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */ | |
1822 | u32 num_wraps; /* # times uCode wrapped to top of log */ | |
1823 | u32 next_entry; /* index of next entry to be written by uCode */ | |
1824 | u32 size; /* # entries that we'll print */ | |
1825 | u32 logsize; | |
1826 | int pos = 0; | |
1827 | size_t bufsz = 0; | |
68e8dfda | 1828 | struct iwl_trans *trans = priv->trans; |
2fdfc476 MV |
1829 | |
1830 | base = priv->device_pointers.log_event_table; | |
a42506eb | 1831 | if (priv->cur_ucode == IWL_UCODE_INIT) { |
e3ec26de | 1832 | logsize = priv->fw->init_evtlog_size; |
2fdfc476 | 1833 | if (!base) |
e3ec26de | 1834 | base = priv->fw->init_evtlog_ptr; |
2fdfc476 | 1835 | } else { |
e3ec26de | 1836 | logsize = priv->fw->inst_evtlog_size; |
2fdfc476 | 1837 | if (!base) |
e3ec26de | 1838 | base = priv->fw->inst_evtlog_ptr; |
2fdfc476 MV |
1839 | } |
1840 | ||
1841 | if (!iwlagn_hw_valid_rtc_data_addr(base)) { | |
1842 | IWL_ERR(priv, | |
1843 | "Invalid event log pointer 0x%08X for %s uCode\n", | |
1844 | base, | |
a42506eb | 1845 | (priv->cur_ucode == IWL_UCODE_INIT) |
2fdfc476 MV |
1846 | ? "Init" : "RT"); |
1847 | return -EINVAL; | |
1848 | } | |
1849 | ||
1850 | /* event log header */ | |
4fd442db EG |
1851 | capacity = iwl_trans_read_mem32(trans, base); |
1852 | mode = iwl_trans_read_mem32(trans, base + (1 * sizeof(u32))); | |
1853 | num_wraps = iwl_trans_read_mem32(trans, base + (2 * sizeof(u32))); | |
1854 | next_entry = iwl_trans_read_mem32(trans, base + (3 * sizeof(u32))); | |
2fdfc476 MV |
1855 | |
1856 | if (capacity > logsize) { | |
1857 | IWL_ERR(priv, "Log capacity %d is bogus, limit to %d " | |
1858 | "entries\n", capacity, logsize); | |
1859 | capacity = logsize; | |
1860 | } | |
1861 | ||
1862 | if (next_entry > logsize) { | |
1863 | IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n", | |
1864 | next_entry, logsize); | |
1865 | next_entry = logsize; | |
1866 | } | |
1867 | ||
1868 | size = num_wraps ? capacity : next_entry; | |
1869 | ||
1870 | /* bail out if nothing in log */ | |
1871 | if (size == 0) { | |
1872 | IWL_ERR(trans, "Start IWL Event Log Dump: nothing in log\n"); | |
1873 | return pos; | |
1874 | } | |
1875 | ||
2fdfc476 MV |
1876 | if (!(iwl_have_debug_level(IWL_DL_FW_ERRORS)) && !full_log) |
1877 | size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES) | |
1878 | ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size; | |
2fdfc476 MV |
1879 | IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n", |
1880 | size); | |
1881 | ||
1882 | #ifdef CONFIG_IWLWIFI_DEBUG | |
a6db0061 | 1883 | if (buf) { |
2fdfc476 MV |
1884 | if (full_log) |
1885 | bufsz = capacity * 48; | |
1886 | else | |
1887 | bufsz = size * 48; | |
1888 | *buf = kmalloc(bufsz, GFP_KERNEL); | |
1889 | if (!*buf) | |
1890 | return -ENOMEM; | |
1891 | } | |
1892 | if (iwl_have_debug_level(IWL_DL_FW_ERRORS) || full_log) { | |
1893 | /* | |
1894 | * if uCode has wrapped back to top of log, | |
1895 | * start at the oldest entry, | |
1896 | * i.e the next one that uCode would fill. | |
1897 | */ | |
1898 | if (num_wraps) | |
1899 | pos = iwl_print_event_log(priv, next_entry, | |
1900 | capacity - next_entry, mode, | |
1901 | pos, buf, bufsz); | |
1902 | /* (then/else) start at top of log */ | |
1903 | pos = iwl_print_event_log(priv, 0, | |
1904 | next_entry, mode, pos, buf, bufsz); | |
1905 | } else | |
1906 | pos = iwl_print_last_event_logs(priv, capacity, num_wraps, | |
1907 | next_entry, size, mode, | |
1908 | pos, buf, bufsz); | |
1909 | #else | |
1910 | pos = iwl_print_last_event_logs(priv, capacity, num_wraps, | |
1911 | next_entry, size, mode, | |
1912 | pos, buf, bufsz); | |
1913 | #endif | |
1914 | return pos; | |
1915 | } | |
1916 | ||
193219cf MV |
1917 | static void iwlagn_fw_error(struct iwl_priv *priv, bool ondemand) |
1918 | { | |
1919 | unsigned int reload_msec; | |
1920 | unsigned long reload_jiffies; | |
1921 | ||
193219cf MV |
1922 | if (iwl_have_debug_level(IWL_DL_FW_ERRORS)) |
1923 | iwl_print_rx_config_cmd(priv, IWL_RXON_CTX_BSS); | |
193219cf MV |
1924 | |
1925 | /* uCode is no longer loaded. */ | |
1926 | priv->ucode_loaded = false; | |
1927 | ||
1928 | /* Set the FW error flag -- cleared on iwl_down */ | |
1929 | set_bit(STATUS_FW_ERROR, &priv->status); | |
1930 | ||
193219cf MV |
1931 | iwl_abort_notification_waits(&priv->notif_wait); |
1932 | ||
1933 | /* Keep the restart process from trying to send host | |
1934 | * commands by clearing the ready bit */ | |
1935 | clear_bit(STATUS_READY, &priv->status); | |
1936 | ||
193219cf MV |
1937 | if (!ondemand) { |
1938 | /* | |
1939 | * If firmware keep reloading, then it indicate something | |
1940 | * serious wrong and firmware having problem to recover | |
1941 | * from it. Instead of keep trying which will fill the syslog | |
1942 | * and hang the system, let's just stop it | |
1943 | */ | |
1944 | reload_jiffies = jiffies; | |
1945 | reload_msec = jiffies_to_msecs((long) reload_jiffies - | |
1946 | (long) priv->reload_jiffies); | |
1947 | priv->reload_jiffies = reload_jiffies; | |
1948 | if (reload_msec <= IWL_MIN_RELOAD_DURATION) { | |
1949 | priv->reload_count++; | |
1950 | if (priv->reload_count >= IWL_MAX_CONTINUE_RELOAD_CNT) { | |
1951 | IWL_ERR(priv, "BUG_ON, Stop restarting\n"); | |
1952 | return; | |
1953 | } | |
1954 | } else | |
1955 | priv->reload_count = 0; | |
1956 | } | |
1957 | ||
1958 | if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) { | |
3b37f4c9 | 1959 | if (iwlwifi_mod_params.fw_restart) { |
193219cf MV |
1960 | IWL_DEBUG_FW_ERRORS(priv, |
1961 | "Restarting adapter due to uCode error.\n"); | |
1962 | queue_work(priv->workqueue, &priv->restart); | |
1963 | } else | |
1964 | IWL_DEBUG_FW_ERRORS(priv, | |
1965 | "Detected FW error, but not restarting\n"); | |
1966 | } | |
1967 | } | |
1968 | ||
aca86268 | 1969 | static void iwl_nic_error(struct iwl_op_mode *op_mode) |
19469f47 MV |
1970 | { |
1971 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1972 | ||
2fdfc476 | 1973 | IWL_ERR(priv, "Loaded firmware version: %s\n", |
e3ec26de | 1974 | priv->fw->fw_version); |
2fdfc476 MV |
1975 | |
1976 | iwl_dump_nic_error_log(priv); | |
a6db0061 | 1977 | iwl_dump_nic_event_log(priv, false, NULL); |
2fdfc476 | 1978 | |
19469f47 MV |
1979 | iwlagn_fw_error(priv, false); |
1980 | } | |
1981 | ||
aca86268 | 1982 | static void iwl_cmd_queue_full(struct iwl_op_mode *op_mode) |
0e781842 JB |
1983 | { |
1984 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1985 | ||
1986 | if (!iwl_check_for_ct_kill(priv)) { | |
1987 | IWL_ERR(priv, "Restarting adapter queue is full\n"); | |
b7e21bf0 | 1988 | iwlagn_fw_error(priv, false); |
0e781842 JB |
1989 | } |
1990 | } | |
1991 | ||
1280d428 JB |
1992 | #define EEPROM_RF_CONFIG_TYPE_MAX 0x3 |
1993 | ||
aca86268 | 1994 | static void iwl_nic_config(struct iwl_op_mode *op_mode) |
ecdb975c JB |
1995 | { |
1996 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1997 | ||
08838cde | 1998 | /* SKU Control */ |
e139dc4a LE |
1999 | iwl_trans_set_bits_mask(priv->trans, CSR_HW_IF_CONFIG_REG, |
2000 | CSR_HW_IF_CONFIG_REG_MSK_MAC_DASH | | |
2001 | CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP, | |
2002 | (CSR_HW_REV_STEP(priv->trans->hw_rev) << | |
2003 | CSR_HW_IF_CONFIG_REG_POS_MAC_STEP) | | |
2004 | (CSR_HW_REV_DASH(priv->trans->hw_rev) << | |
2005 | CSR_HW_IF_CONFIG_REG_POS_MAC_DASH)); | |
08838cde | 2006 | |
1280d428 | 2007 | /* write radio config values to register */ |
b7998c8b | 2008 | if (priv->nvm_data->radio_cfg_type <= EEPROM_RF_CONFIG_TYPE_MAX) { |
1280d428 | 2009 | u32 reg_val = |
b7998c8b | 2010 | priv->nvm_data->radio_cfg_type << |
1280d428 | 2011 | CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE | |
b7998c8b | 2012 | priv->nvm_data->radio_cfg_step << |
1280d428 | 2013 | CSR_HW_IF_CONFIG_REG_POS_PHY_STEP | |
b7998c8b | 2014 | priv->nvm_data->radio_cfg_dash << |
1280d428 JB |
2015 | CSR_HW_IF_CONFIG_REG_POS_PHY_DASH; |
2016 | ||
e139dc4a LE |
2017 | iwl_trans_set_bits_mask(priv->trans, CSR_HW_IF_CONFIG_REG, |
2018 | CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE | | |
2019 | CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP | | |
2020 | CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH, | |
2021 | reg_val); | |
1280d428 JB |
2022 | |
2023 | IWL_INFO(priv, "Radio type=0x%x-0x%x-0x%x\n", | |
b7998c8b EL |
2024 | priv->nvm_data->radio_cfg_type, |
2025 | priv->nvm_data->radio_cfg_step, | |
2026 | priv->nvm_data->radio_cfg_dash); | |
1280d428 JB |
2027 | } else { |
2028 | WARN_ON(1); | |
2029 | } | |
2030 | ||
2031 | /* set CSR_HW_CONFIG_REG for uCode use */ | |
2032 | iwl_set_bit(priv->trans, CSR_HW_IF_CONFIG_REG, | |
2033 | CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI | | |
2034 | CSR_HW_IF_CONFIG_REG_BIT_MAC_SI); | |
2035 | ||
dada03ca EG |
2036 | /* W/A : NIC is stuck in a reset state after Early PCIe power off |
2037 | * (PCIe power is lost before PERST# is asserted), | |
2038 | * causing ME FW to lose ownership and not being able to obtain it back. | |
2039 | */ | |
2040 | iwl_set_bits_mask_prph(priv->trans, APMG_PS_CTRL_REG, | |
2041 | APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS, | |
2042 | ~APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS); | |
2043 | ||
2044 | if (priv->lib->nic_config) | |
2045 | priv->lib->nic_config(priv); | |
ecdb975c JB |
2046 | } |
2047 | ||
8a8bbdb4 DF |
2048 | static void iwl_wimax_active(struct iwl_op_mode *op_mode) |
2049 | { | |
2050 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
2051 | ||
2052 | clear_bit(STATUS_READY, &priv->status); | |
2053 | IWL_ERR(priv, "RF is used by WiMAX\n"); | |
2054 | } | |
2055 | ||
aca86268 | 2056 | static void iwl_stop_sw_queue(struct iwl_op_mode *op_mode, int queue) |
e755f882 JB |
2057 | { |
2058 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1479177b | 2059 | int mq = priv->queue_to_mac80211[queue]; |
9eae88fa | 2060 | |
1479177b | 2061 | if (WARN_ON_ONCE(mq == IWL_INVALID_MAC80211_QUEUE)) |
9eae88fa JB |
2062 | return; |
2063 | ||
1479177b | 2064 | if (atomic_inc_return(&priv->queue_stop_count[mq]) > 1) { |
9eae88fa | 2065 | IWL_DEBUG_TX_QUEUES(priv, |
1479177b JB |
2066 | "queue %d (mac80211 %d) already stopped\n", |
2067 | queue, mq); | |
9eae88fa JB |
2068 | return; |
2069 | } | |
e755f882 | 2070 | |
1479177b JB |
2071 | set_bit(mq, &priv->transport_queue_stop); |
2072 | ieee80211_stop_queue(priv->hw, mq); | |
e755f882 JB |
2073 | } |
2074 | ||
aca86268 | 2075 | static void iwl_wake_sw_queue(struct iwl_op_mode *op_mode, int queue) |
e755f882 JB |
2076 | { |
2077 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
1479177b | 2078 | int mq = priv->queue_to_mac80211[queue]; |
9eae88fa | 2079 | |
1479177b | 2080 | if (WARN_ON_ONCE(mq == IWL_INVALID_MAC80211_QUEUE)) |
9eae88fa JB |
2081 | return; |
2082 | ||
1479177b | 2083 | if (atomic_dec_return(&priv->queue_stop_count[mq]) > 0) { |
9eae88fa | 2084 | IWL_DEBUG_TX_QUEUES(priv, |
1479177b JB |
2085 | "queue %d (mac80211 %d) already awake\n", |
2086 | queue, mq); | |
9eae88fa JB |
2087 | return; |
2088 | } | |
e755f882 | 2089 | |
1479177b | 2090 | clear_bit(mq, &priv->transport_queue_stop); |
e755f882 JB |
2091 | |
2092 | if (!priv->passive_no_rx) | |
1479177b | 2093 | ieee80211_wake_queue(priv->hw, mq); |
e755f882 JB |
2094 | } |
2095 | ||
2096 | void iwlagn_lift_passive_no_rx(struct iwl_priv *priv) | |
2097 | { | |
1479177b | 2098 | int mq; |
e755f882 JB |
2099 | |
2100 | if (!priv->passive_no_rx) | |
2101 | return; | |
2102 | ||
1479177b JB |
2103 | for (mq = 0; mq < IWLAGN_FIRST_AMPDU_QUEUE; mq++) { |
2104 | if (!test_bit(mq, &priv->transport_queue_stop)) { | |
3c6acb61 | 2105 | IWL_DEBUG_TX_QUEUES(priv, "Wake queue %d\n", mq); |
1479177b | 2106 | ieee80211_wake_queue(priv->hw, mq); |
3251715d | 2107 | } else { |
3c6acb61 | 2108 | IWL_DEBUG_TX_QUEUES(priv, "Don't wake queue %d\n", mq); |
3251715d | 2109 | } |
e755f882 JB |
2110 | } |
2111 | ||
2112 | priv->passive_no_rx = false; | |
2113 | } | |
2114 | ||
aca86268 | 2115 | static void iwl_free_skb(struct iwl_op_mode *op_mode, struct sk_buff *skb) |
ae625db3 | 2116 | { |
59c647b6 | 2117 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); |
ae625db3 MV |
2118 | struct ieee80211_tx_info *info; |
2119 | ||
2120 | info = IEEE80211_SKB_CB(skb); | |
59c647b6 | 2121 | iwl_trans_free_tx_cmd(priv->trans, info->driver_data[1]); |
31df3bb7 | 2122 | ieee80211_free_txskb(priv->hw, skb); |
ae625db3 MV |
2123 | } |
2124 | ||
14cfca71 | 2125 | static bool iwl_set_hw_rfkill_state(struct iwl_op_mode *op_mode, bool state) |
a297d95d MV |
2126 | { |
2127 | struct iwl_priv *priv = IWL_OP_MODE_GET_DVM(op_mode); | |
2128 | ||
2129 | if (state) | |
2130 | set_bit(STATUS_RF_KILL_HW, &priv->status); | |
2131 | else | |
2132 | clear_bit(STATUS_RF_KILL_HW, &priv->status); | |
2133 | ||
2134 | wiphy_rfkill_set_hw_state(priv->hw->wiphy, state); | |
14cfca71 JB |
2135 | |
2136 | return false; | |
a297d95d MV |
2137 | } |
2138 | ||
b1abedad | 2139 | static const struct iwl_op_mode_ops iwl_dvm_ops = { |
d0f76d68 EG |
2140 | .start = iwl_op_mode_dvm_start, |
2141 | .stop = iwl_op_mode_dvm_stop, | |
db70f290 | 2142 | .rx = iwl_rx_dispatch, |
02e38358 EG |
2143 | .queue_full = iwl_stop_sw_queue, |
2144 | .queue_not_full = iwl_wake_sw_queue, | |
7120d989 | 2145 | .hw_rf_kill = iwl_set_hw_rfkill_state, |
ed277c93 | 2146 | .free_skb = iwl_free_skb, |
bcb9321c | 2147 | .nic_error = iwl_nic_error, |
0e781842 | 2148 | .cmd_queue_full = iwl_cmd_queue_full, |
ecdb975c | 2149 | .nic_config = iwl_nic_config, |
8a8bbdb4 | 2150 | .wimax_active = iwl_wimax_active, |
d0f76d68 | 2151 | }; |
b481de9c ZY |
2152 | |
2153 | /***************************************************************************** | |
2154 | * | |
2155 | * driver and module entry point | |
2156 | * | |
2157 | *****************************************************************************/ | |
5b9f8cd3 | 2158 | static int __init iwl_init(void) |
b481de9c ZY |
2159 | { |
2160 | ||
2161 | int ret; | |
897e1cf2 | 2162 | |
e227ceac | 2163 | ret = iwlagn_rate_control_register(); |
897e1cf2 | 2164 | if (ret) { |
c96c31e4 | 2165 | pr_err("Unable to register rate control algorithm: %d\n", ret); |
59c647b6 | 2166 | return ret; |
897e1cf2 RC |
2167 | } |
2168 | ||
cc5f7e39 DF |
2169 | ret = iwl_opmode_register("iwldvm", &iwl_dvm_ops); |
2170 | if (ret) { | |
2171 | pr_err("Unable to register op_mode: %d\n", ret); | |
59c647b6 | 2172 | iwlagn_rate_control_unregister(); |
cc5f7e39 | 2173 | } |
897e1cf2 | 2174 | |
897e1cf2 | 2175 | return ret; |
b481de9c | 2176 | } |
cc5f7e39 | 2177 | module_init(iwl_init); |
b481de9c | 2178 | |
5b9f8cd3 | 2179 | static void __exit iwl_exit(void) |
b481de9c | 2180 | { |
cc5f7e39 | 2181 | iwl_opmode_deregister("iwldvm"); |
e227ceac | 2182 | iwlagn_rate_control_unregister(); |
b481de9c | 2183 | } |
5b9f8cd3 | 2184 | module_exit(iwl_exit); |