projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mac80211: reorder some transmit handlers
[linux-2.6-block.git] / drivers / net / wireless / b43legacy / main.c
CommitLineData
75388acd
LF		 1/*
2 *
3 * Broadcom B43legacy wireless driver
4 *
5 * Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>
6fff1c64 6 * Copyright (c) 2005-2008 Stefano Brivio <stefano.brivio@polimi.it>
75388acd
LF		 7 * Copyright (c) 2005, 2006 Michael Buesch <mb@bu3sch.de>
8 * Copyright (c) 2005 Danny van Dyk <kugelfang@gentoo.org>
9 * Copyright (c) 2005 Andreas Jaggi <andreas.jaggi@waterwave.ch>
10 * Copyright (c) 2007 Larry Finger <Larry.Finger@lwfinger.net>
11 *
12 * Some parts of the code in this file are derived from the ipw2200
13 * driver Copyright(c) 2003 - 2004 Intel Corporation.
14
15 * This program is free software; you can redistribute it and/or modify
16 * it under the terms of the GNU General Public License as published by
17 * the Free Software Foundation; either version 2 of the License, or
18 * (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; see the file COPYING. If not, write to
27 * the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
28 * Boston, MA 02110-1301, USA.
29 *
30 */
31
32#include <linux/delay.h>
33#include <linux/init.h>
34#include <linux/moduleparam.h>
35#include <linux/if_arp.h>
36#include <linux/etherdevice.h>
37#include <linux/version.h>
38#include <linux/firmware.h>
39#include <linux/wireless.h>
40#include <linux/workqueue.h>
41#include <linux/skbuff.h>
42#include <linux/dma-mapping.h>
43#include <net/dst.h>
44#include <asm/unaligned.h>
45
46#include "b43legacy.h"
47#include "main.h"
48#include "debugfs.h"
49#include "phy.h"
50#include "dma.h"
51#include "pio.h"
52#include "sysfs.h"
53#include "xmit.h"
54#include "radio.h"
55
56
57MODULE_DESCRIPTION("Broadcom B43legacy wireless driver");
58MODULE_AUTHOR("Martin Langer");
59MODULE_AUTHOR("Stefano Brivio");
60MODULE_AUTHOR("Michael Buesch");
61MODULE_LICENSE("GPL");
62
1a1c360d
SB		 63MODULE_FIRMWARE(B43legacy_SUPPORTED_FIRMWARE_ID);
64
75388acd
LF		 65#if defined(CONFIG_B43LEGACY_DMA) && defined(CONFIG_B43LEGACY_PIO)
66static int modparam_pio;
67module_param_named(pio, modparam_pio, int, 0444);
68MODULE_PARM_DESC(pio, "enable(1) / disable(0) PIO mode");
69#elif defined(CONFIG_B43LEGACY_DMA)
70# define modparam_pio 0
71#elif defined(CONFIG_B43LEGACY_PIO)
72# define modparam_pio 1
73#endif
74
75static int modparam_bad_frames_preempt;
76module_param_named(bad_frames_preempt, modparam_bad_frames_preempt, int, 0444);
77MODULE_PARM_DESC(bad_frames_preempt, "enable(1) / disable(0) Bad Frames"
78 " Preemption");
79
75388acd
LF		 80static char modparam_fwpostfix[16];
81module_param_string(fwpostfix, modparam_fwpostfix, 16, 0444);
82MODULE_PARM_DESC(fwpostfix, "Postfix for the firmware files to load.");
83
75388acd
LF		 84/* The following table supports BCM4301, BCM4303 and BCM4306/2 devices. */
85static const struct ssb_device_id b43legacy_ssb_tbl[] = {
86 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 2),
87 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 4),
88 SSB_DEVTABLE_END
89};
90MODULE_DEVICE_TABLE(ssb, b43legacy_ssb_tbl);
91
92
93/* Channel and ratetables are shared for all devices.
94 * They can't be const, because ieee80211 puts some precalculated
95 * data in there. This data is the same for all devices, so we don't
96 * get concurrency issues */
97#define RATETAB_ENT(_rateid, _flags) \
8318d78a
JB		 98 { \
99 .bitrate = B43legacy_RATE_TO_100KBPS(_rateid), \
100 .hw_value = (_rateid), \
101 .flags = (_flags), \
75388acd 102 }
8318d78a
JB		 103/*
104 * NOTE: When changing this, sync with xmit.c's
105 * b43legacy_plcp_get_bitrate_idx_* functions!
106 */
75388acd 107static struct ieee80211_rate __b43legacy_ratetable[] = {
8318d78a
JB		 108 RATETAB_ENT(B43legacy_CCK_RATE_1MB, 0),
109 RATETAB_ENT(B43legacy_CCK_RATE_2MB, IEEE80211_RATE_SHORT_PREAMBLE),
110 RATETAB_ENT(B43legacy_CCK_RATE_5MB, IEEE80211_RATE_SHORT_PREAMBLE),
111 RATETAB_ENT(B43legacy_CCK_RATE_11MB, IEEE80211_RATE_SHORT_PREAMBLE),
112 RATETAB_ENT(B43legacy_OFDM_RATE_6MB, 0),
113 RATETAB_ENT(B43legacy_OFDM_RATE_9MB, 0),
114 RATETAB_ENT(B43legacy_OFDM_RATE_12MB, 0),
115 RATETAB_ENT(B43legacy_OFDM_RATE_18MB, 0),
116 RATETAB_ENT(B43legacy_OFDM_RATE_24MB, 0),
117 RATETAB_ENT(B43legacy_OFDM_RATE_36MB, 0),
118 RATETAB_ENT(B43legacy_OFDM_RATE_48MB, 0),
119 RATETAB_ENT(B43legacy_OFDM_RATE_54MB, 0),
75388acd 120};
75388acd
LF		 121#define b43legacy_b_ratetable (__b43legacy_ratetable + 0)
122#define b43legacy_b_ratetable_size 4
123#define b43legacy_g_ratetable (__b43legacy_ratetable + 0)
124#define b43legacy_g_ratetable_size 12
125
126#define CHANTAB_ENT(_chanid, _freq) \
127 { \
8318d78a
JB		 128 .center_freq = (_freq), \
129 .hw_value = (_chanid), \
75388acd
LF		 130 }
131static struct ieee80211_channel b43legacy_bg_chantable[] = {
132 CHANTAB_ENT(1, 2412),
133 CHANTAB_ENT(2, 2417),
134 CHANTAB_ENT(3, 2422),
135 CHANTAB_ENT(4, 2427),
136 CHANTAB_ENT(5, 2432),
137 CHANTAB_ENT(6, 2437),
138 CHANTAB_ENT(7, 2442),
139 CHANTAB_ENT(8, 2447),
140 CHANTAB_ENT(9, 2452),
141 CHANTAB_ENT(10, 2457),
142 CHANTAB_ENT(11, 2462),
143 CHANTAB_ENT(12, 2467),
144 CHANTAB_ENT(13, 2472),
145 CHANTAB_ENT(14, 2484),
146};
8318d78a
JB		 147
148static struct ieee80211_supported_band b43legacy_band_2GHz_BPHY = {
149 .channels = b43legacy_bg_chantable,
150 .n_channels = ARRAY_SIZE(b43legacy_bg_chantable),
151 .bitrates = b43legacy_b_ratetable,
152 .n_bitrates = b43legacy_b_ratetable_size,
153};
154
155static struct ieee80211_supported_band b43legacy_band_2GHz_GPHY = {
156 .channels = b43legacy_bg_chantable,
157 .n_channels = ARRAY_SIZE(b43legacy_bg_chantable),
158 .bitrates = b43legacy_g_ratetable,
159 .n_bitrates = b43legacy_g_ratetable_size,
160};
75388acd
LF		 161
162static void b43legacy_wireless_core_exit(struct b43legacy_wldev *dev);
163static int b43legacy_wireless_core_init(struct b43legacy_wldev *dev);
164static void b43legacy_wireless_core_stop(struct b43legacy_wldev *dev);
165static int b43legacy_wireless_core_start(struct b43legacy_wldev *dev);
166
167
168static int b43legacy_ratelimit(struct b43legacy_wl *wl)
169{
170 if (!wl || !wl->current_dev)
171 return 1;
172 if (b43legacy_status(wl->current_dev) < B43legacy_STAT_STARTED)
173 return 1;
174 /* We are up and running.
175 * Ratelimit the messages to avoid DoS over the net. */
176 return net_ratelimit();
177}
178
179void b43legacyinfo(struct b43legacy_wl *wl, const char *fmt, ...)
180{
181 va_list args;
182
183 if (!b43legacy_ratelimit(wl))
184 return;
185 va_start(args, fmt);
186 printk(KERN_INFO "b43legacy-%s: ",
187 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
188 vprintk(fmt, args);
189 va_end(args);
190}
191
192void b43legacyerr(struct b43legacy_wl *wl, const char *fmt, ...)
193{
194 va_list args;
195
196 if (!b43legacy_ratelimit(wl))
197 return;
198 va_start(args, fmt);
199 printk(KERN_ERR "b43legacy-%s ERROR: ",
200 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
201 vprintk(fmt, args);
202 va_end(args);
203}
204
205void b43legacywarn(struct b43legacy_wl *wl, const char *fmt, ...)
206{
207 va_list args;
208
209 if (!b43legacy_ratelimit(wl))
210 return;
211 va_start(args, fmt);
212 printk(KERN_WARNING "b43legacy-%s warning: ",
213 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
214 vprintk(fmt, args);
215 va_end(args);
216}
217
218#if B43legacy_DEBUG
219void b43legacydbg(struct b43legacy_wl *wl, const char *fmt, ...)
220{
221 va_list args;
222
223 va_start(args, fmt);
224 printk(KERN_DEBUG "b43legacy-%s debug: ",
225 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
226 vprintk(fmt, args);
227 va_end(args);
228}
229#endif /* DEBUG */
230
231static void b43legacy_ram_write(struct b43legacy_wldev *dev, u16 offset,
232 u32 val)
233{
234 u32 status;
235
236 B43legacy_WARN_ON(offset % 4 != 0);
237
e78c9d28
SB		 238 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
239 if (status & B43legacy_MACCTL_BE)
75388acd
LF		 240 val = swab32(val);
241
242 b43legacy_write32(dev, B43legacy_MMIO_RAM_CONTROL, offset);
243 mmiowb();
244 b43legacy_write32(dev, B43legacy_MMIO_RAM_DATA, val);
245}
246
247static inline
248void b43legacy_shm_control_word(struct b43legacy_wldev *dev,
249 u16 routing, u16 offset)
250{
251 u32 control;
252
253 /* "offset" is the WORD offset. */
254
255 control = routing;
256 control <<= 16;
257 control |= offset;
258 b43legacy_write32(dev, B43legacy_MMIO_SHM_CONTROL, control);
259}
260
261u32 b43legacy_shm_read32(struct b43legacy_wldev *dev,
262 u16 routing, u16 offset)
263{
264 u32 ret;
265
266 if (routing == B43legacy_SHM_SHARED) {
267 B43legacy_WARN_ON((offset & 0x0001) != 0);
268 if (offset & 0x0003) {
269 /* Unaligned access */
270 b43legacy_shm_control_word(dev, routing, offset >> 2);
271 ret = b43legacy_read16(dev,
272 B43legacy_MMIO_SHM_DATA_UNALIGNED);
273 ret <<= 16;
274 b43legacy_shm_control_word(dev, routing,
275 (offset >> 2) + 1);
276 ret |= b43legacy_read16(dev, B43legacy_MMIO_SHM_DATA);
277
278 return ret;
279 }
280 offset >>= 2;
281 }
282 b43legacy_shm_control_word(dev, routing, offset);
283 ret = b43legacy_read32(dev, B43legacy_MMIO_SHM_DATA);
284
285 return ret;
286}
287
288u16 b43legacy_shm_read16(struct b43legacy_wldev *dev,
289 u16 routing, u16 offset)
290{
291 u16 ret;
292
293 if (routing == B43legacy_SHM_SHARED) {
294 B43legacy_WARN_ON((offset & 0x0001) != 0);
295 if (offset & 0x0003) {
296 /* Unaligned access */
297 b43legacy_shm_control_word(dev, routing, offset >> 2);
298 ret = b43legacy_read16(dev,
299 B43legacy_MMIO_SHM_DATA_UNALIGNED);
300
301 return ret;
302 }
303 offset >>= 2;
304 }
305 b43legacy_shm_control_word(dev, routing, offset);
306 ret = b43legacy_read16(dev, B43legacy_MMIO_SHM_DATA);
307
308 return ret;
309}
310
311void b43legacy_shm_write32(struct b43legacy_wldev *dev,
312 u16 routing, u16 offset,
313 u32 value)
314{
315 if (routing == B43legacy_SHM_SHARED) {
316 B43legacy_WARN_ON((offset & 0x0001) != 0);
317 if (offset & 0x0003) {
318 /* Unaligned access */
319 b43legacy_shm_control_word(dev, routing, offset >> 2);
320 mmiowb();
321 b43legacy_write16(dev,
322 B43legacy_MMIO_SHM_DATA_UNALIGNED,
323 (value >> 16) & 0xffff);
324 mmiowb();
325 b43legacy_shm_control_word(dev, routing,
326 (offset >> 2) + 1);
327 mmiowb();
328 b43legacy_write16(dev, B43legacy_MMIO_SHM_DATA,
329 value & 0xffff);
330 return;
331 }
332 offset >>= 2;
333 }
334 b43legacy_shm_control_word(dev, routing, offset);
335 mmiowb();
336 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA, value);
337}
338
339void b43legacy_shm_write16(struct b43legacy_wldev *dev, u16 routing, u16 offset,
340 u16 value)
341{
342 if (routing == B43legacy_SHM_SHARED) {
343 B43legacy_WARN_ON((offset & 0x0001) != 0);
344 if (offset & 0x0003) {
345 /* Unaligned access */
346 b43legacy_shm_control_word(dev, routing, offset >> 2);
347 mmiowb();
348 b43legacy_write16(dev,
349 B43legacy_MMIO_SHM_DATA_UNALIGNED,
350 value);
351 return;
352 }
353 offset >>= 2;
354 }
355 b43legacy_shm_control_word(dev, routing, offset);
356 mmiowb();
357 b43legacy_write16(dev, B43legacy_MMIO_SHM_DATA, value);
358}
359
360/* Read HostFlags */
361u32 b43legacy_hf_read(struct b43legacy_wldev *dev)
362{
363 u32 ret;
364
365 ret = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
366 B43legacy_SHM_SH_HOSTFHI);
367 ret <<= 16;
368 ret |= b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
369 B43legacy_SHM_SH_HOSTFLO);
370
371 return ret;
372}
373
374/* Write HostFlags */
375void b43legacy_hf_write(struct b43legacy_wldev *dev, u32 value)
376{
377 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
378 B43legacy_SHM_SH_HOSTFLO,
379 (value & 0x0000FFFF));
380 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
381 B43legacy_SHM_SH_HOSTFHI,
382 ((value & 0xFFFF0000) >> 16));
383}
384
385void b43legacy_tsf_read(struct b43legacy_wldev *dev, u64 *tsf)
386{
387 /* We need to be careful. As we read the TSF from multiple
388 * registers, we should take care of register overflows.
389 * In theory, the whole tsf read process should be atomic.
390 * We try to be atomic here, by restaring the read process,
391 * if any of the high registers changed (overflew).
392 */
393 if (dev->dev->id.revision >= 3) {
394 u32 low;
395 u32 high;
396 u32 high2;
397
398 do {
399 high = b43legacy_read32(dev,
400 B43legacy_MMIO_REV3PLUS_TSF_HIGH);
401 low = b43legacy_read32(dev,
402 B43legacy_MMIO_REV3PLUS_TSF_LOW);
403 high2 = b43legacy_read32(dev,
404 B43legacy_MMIO_REV3PLUS_TSF_HIGH);
405 } while (unlikely(high != high2));
406
407 *tsf = high;
408 *tsf <<= 32;
409 *tsf |= low;
410 } else {
411 u64 tmp;
412 u16 v0;
413 u16 v1;
414 u16 v2;
415 u16 v3;
416 u16 test1;
417 u16 test2;
418 u16 test3;
419
420 do {
421 v3 = b43legacy_read16(dev, B43legacy_MMIO_TSF_3);
422 v2 = b43legacy_read16(dev, B43legacy_MMIO_TSF_2);
423 v1 = b43legacy_read16(dev, B43legacy_MMIO_TSF_1);
424 v0 = b43legacy_read16(dev, B43legacy_MMIO_TSF_0);
425
426 test3 = b43legacy_read16(dev, B43legacy_MMIO_TSF_3);
427 test2 = b43legacy_read16(dev, B43legacy_MMIO_TSF_2);
428 test1 = b43legacy_read16(dev, B43legacy_MMIO_TSF_1);
429 } while (v3 != test3 || v2 != test2 || v1 != test1);
430
431 *tsf = v3;
432 *tsf <<= 48;
433 tmp = v2;
434 tmp <<= 32;
435 *tsf |= tmp;
436 tmp = v1;
437 tmp <<= 16;
438 *tsf |= tmp;
439 *tsf |= v0;
440 }
441}
442
443static void b43legacy_time_lock(struct b43legacy_wldev *dev)
444{
445 u32 status;
446
e78c9d28
SB		 447 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
448 status |= B43legacy_MACCTL_TBTTHOLD;
449 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, status);
75388acd
LF		 450 mmiowb();
451}
452
453static void b43legacy_time_unlock(struct b43legacy_wldev *dev)
454{
455 u32 status;
456
e78c9d28
SB		 457 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
458 status &= ~B43legacy_MACCTL_TBTTHOLD;
459 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, status);
75388acd
LF		 460}
461
462static void b43legacy_tsf_write_locked(struct b43legacy_wldev *dev, u64 tsf)
463{
464 /* Be careful with the in-progress timer.
465 * First zero out the low register, so we have a full
466 * register-overflow duration to complete the operation.
467 */
468 if (dev->dev->id.revision >= 3) {
469 u32 lo = (tsf & 0x00000000FFFFFFFFULL);
470 u32 hi = (tsf & 0xFFFFFFFF00000000ULL) >> 32;
471
472 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_LOW, 0);
473 mmiowb();
474 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_HIGH,
475 hi);
476 mmiowb();
477 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_LOW,
478 lo);
479 } else {
480 u16 v0 = (tsf & 0x000000000000FFFFULL);
481 u16 v1 = (tsf & 0x00000000FFFF0000ULL) >> 16;
482 u16 v2 = (tsf & 0x0000FFFF00000000ULL) >> 32;
483 u16 v3 = (tsf & 0xFFFF000000000000ULL) >> 48;
484
485 b43legacy_write16(dev, B43legacy_MMIO_TSF_0, 0);
486 mmiowb();
487 b43legacy_write16(dev, B43legacy_MMIO_TSF_3, v3);
488 mmiowb();
489 b43legacy_write16(dev, B43legacy_MMIO_TSF_2, v2);
490 mmiowb();
491 b43legacy_write16(dev, B43legacy_MMIO_TSF_1, v1);
492 mmiowb();
493 b43legacy_write16(dev, B43legacy_MMIO_TSF_0, v0);
494 }
495}
496
497void b43legacy_tsf_write(struct b43legacy_wldev *dev, u64 tsf)
498{
499 b43legacy_time_lock(dev);
500 b43legacy_tsf_write_locked(dev, tsf);
501 b43legacy_time_unlock(dev);
502}
503
504static
505void b43legacy_macfilter_set(struct b43legacy_wldev *dev,
506 u16 offset, const u8 *mac)
507{
508 static const u8 zero_addr[ETH_ALEN] = { 0 };
509 u16 data;
510
511 if (!mac)
512 mac = zero_addr;
513
514 offset |= 0x0020;
515 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_CONTROL, offset);
516
517 data = mac[0];
518 data |= mac[1] << 8;
519 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
520 data = mac[2];
521 data |= mac[3] << 8;
522 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
523 data = mac[4];
524 data |= mac[5] << 8;
525 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
526}
527
528static void b43legacy_write_mac_bssid_templates(struct b43legacy_wldev *dev)
529{
530 static const u8 zero_addr[ETH_ALEN] = { 0 };
531 const u8 *mac = dev->wl->mac_addr;
532 const u8 *bssid = dev->wl->bssid;
533 u8 mac_bssid[ETH_ALEN * 2];
534 int i;
535 u32 tmp;
536
537 if (!bssid)
538 bssid = zero_addr;
539 if (!mac)
540 mac = zero_addr;
541
542 b43legacy_macfilter_set(dev, B43legacy_MACFILTER_BSSID, bssid);
543
544 memcpy(mac_bssid, mac, ETH_ALEN);
545 memcpy(mac_bssid + ETH_ALEN, bssid, ETH_ALEN);
546
547 /* Write our MAC address and BSSID to template ram */
548 for (i = 0; i < ARRAY_SIZE(mac_bssid); i += sizeof(u32)) {
549 tmp = (u32)(mac_bssid[i + 0]);
550 tmp |= (u32)(mac_bssid[i + 1]) << 8;
551 tmp |= (u32)(mac_bssid[i + 2]) << 16;
552 tmp |= (u32)(mac_bssid[i + 3]) << 24;
553 b43legacy_ram_write(dev, 0x20 + i, tmp);
554 b43legacy_ram_write(dev, 0x78 + i, tmp);
555 b43legacy_ram_write(dev, 0x478 + i, tmp);
556 }
557}
558
4150c572 559static void b43legacy_upload_card_macaddress(struct b43legacy_wldev *dev)
75388acd 560{
75388acd 561 b43legacy_write_mac_bssid_templates(dev);
4150c572
JB		 562 b43legacy_macfilter_set(dev, B43legacy_MACFILTER_SELF,
563 dev->wl->mac_addr);
75388acd
LF		 564}
565
566static void b43legacy_set_slot_time(struct b43legacy_wldev *dev,
567 u16 slot_time)
568{
569 /* slot_time is in usec. */
570 if (dev->phy.type != B43legacy_PHYTYPE_G)
571 return;
572 b43legacy_write16(dev, 0x684, 510 + slot_time);
573 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0010,
574 slot_time);
575}
576
577static void b43legacy_short_slot_timing_enable(struct b43legacy_wldev *dev)
578{
579 b43legacy_set_slot_time(dev, 9);
580 dev->short_slot = 1;
581}
582
583static void b43legacy_short_slot_timing_disable(struct b43legacy_wldev *dev)
584{
585 b43legacy_set_slot_time(dev, 20);
586 dev->short_slot = 0;
587}
588
589/* Enable a Generic IRQ. "mask" is the mask of which IRQs to enable.
590 * Returns the _previously_ enabled IRQ mask.
591 */
592static inline u32 b43legacy_interrupt_enable(struct b43legacy_wldev *dev,
593 u32 mask)
594{
595 u32 old_mask;
596
597 old_mask = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
598 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_MASK, old_mask |
599 mask);
600
601 return old_mask;
602}
603
604/* Disable a Generic IRQ. "mask" is the mask of which IRQs to disable.
605 * Returns the _previously_ enabled IRQ mask.
606 */
607static inline u32 b43legacy_interrupt_disable(struct b43legacy_wldev *dev,
608 u32 mask)
609{
610 u32 old_mask;
611
612 old_mask = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
613 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_MASK, old_mask & ~mask);
614
615 return old_mask;
616}
617
618/* Synchronize IRQ top- and bottom-half.
619 * IRQs must be masked before calling this.
620 * This must not be called with the irq_lock held.
621 */
622static void b43legacy_synchronize_irq(struct b43legacy_wldev *dev)
623{
624 synchronize_irq(dev->dev->irq);
625 tasklet_kill(&dev->isr_tasklet);
626}
627
628/* DummyTransmission function, as documented on
629 * http://bcm-specs.sipsolutions.net/DummyTransmission
630 */
631void b43legacy_dummy_transmission(struct b43legacy_wldev *dev)
632{
633 struct b43legacy_phy *phy = &dev->phy;
634 unsigned int i;
635 unsigned int max_loop;
636 u16 value;
637 u32 buffer[5] = {
638 0x00000000,
639 0x00D40000,
640 0x00000000,
641 0x01000000,
642 0x00000000,
643 };
644
645 switch (phy->type) {
646 case B43legacy_PHYTYPE_B:
647 case B43legacy_PHYTYPE_G:
648 max_loop = 0xFA;
649 buffer[0] = 0x000B846E;
650 break;
651 default:
652 B43legacy_BUG_ON(1);
653 return;
654 }
655
656 for (i = 0; i < 5; i++)
657 b43legacy_ram_write(dev, i * 4, buffer[i]);
658
659 /* dummy read follows */
e78c9d28 660 b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
75388acd
LF		 661
662 b43legacy_write16(dev, 0x0568, 0x0000);
663 b43legacy_write16(dev, 0x07C0, 0x0000);
664 b43legacy_write16(dev, 0x050C, 0x0000);
665 b43legacy_write16(dev, 0x0508, 0x0000);
666 b43legacy_write16(dev, 0x050A, 0x0000);
667 b43legacy_write16(dev, 0x054C, 0x0000);
668 b43legacy_write16(dev, 0x056A, 0x0014);
669 b43legacy_write16(dev, 0x0568, 0x0826);
670 b43legacy_write16(dev, 0x0500, 0x0000);
671 b43legacy_write16(dev, 0x0502, 0x0030);
672
673 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
674 b43legacy_radio_write16(dev, 0x0051, 0x0017);
675 for (i = 0x00; i < max_loop; i++) {
676 value = b43legacy_read16(dev, 0x050E);
677 if (value & 0x0080)
678 break;
679 udelay(10);
680 }
681 for (i = 0x00; i < 0x0A; i++) {
682 value = b43legacy_read16(dev, 0x050E);
683 if (value & 0x0400)
684 break;
685 udelay(10);
686 }
687 for (i = 0x00; i < 0x0A; i++) {
688 value = b43legacy_read16(dev, 0x0690);
689 if (!(value & 0x0100))
690 break;
691 udelay(10);
692 }
693 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
694 b43legacy_radio_write16(dev, 0x0051, 0x0037);
695}
696
697/* Turn the Analog ON/OFF */
698static void b43legacy_switch_analog(struct b43legacy_wldev *dev, int on)
699{
700 b43legacy_write16(dev, B43legacy_MMIO_PHY0, on ? 0 : 0xF4);
701}
702
703void b43legacy_wireless_core_reset(struct b43legacy_wldev *dev, u32 flags)
704{
705 u32 tmslow;
706 u32 macctl;
707
708 flags |= B43legacy_TMSLOW_PHYCLKEN;
709 flags |= B43legacy_TMSLOW_PHYRESET;
710 ssb_device_enable(dev->dev, flags);
711 msleep(2); /* Wait for the PLL to turn on. */
712
713 /* Now take the PHY out of Reset again */
714 tmslow = ssb_read32(dev->dev, SSB_TMSLOW);
715 tmslow |= SSB_TMSLOW_FGC;
716 tmslow &= ~B43legacy_TMSLOW_PHYRESET;
717 ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
718 ssb_read32(dev->dev, SSB_TMSLOW); /* flush */
719 msleep(1);
720 tmslow &= ~SSB_TMSLOW_FGC;
721 ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
722 ssb_read32(dev->dev, SSB_TMSLOW); /* flush */
723 msleep(1);
724
725 /* Turn Analog ON */
726 b43legacy_switch_analog(dev, 1);
727
728 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
729 macctl &= ~B43legacy_MACCTL_GMODE;
730 if (flags & B43legacy_TMSLOW_GMODE) {
731 macctl |= B43legacy_MACCTL_GMODE;
732 dev->phy.gmode = 1;
733 } else
734 dev->phy.gmode = 0;
735 macctl |= B43legacy_MACCTL_IHR_ENABLED;
736 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
737}
738
739static void handle_irq_transmit_status(struct b43legacy_wldev *dev)
740{
741 u32 v0;
742 u32 v1;
743 u16 tmp;
744 struct b43legacy_txstatus stat;
745
746 while (1) {
747 v0 = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_0);
748 if (!(v0 & 0x00000001))
749 break;
750 v1 = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_1);
751
752 stat.cookie = (v0 >> 16);
753 stat.seq = (v1 & 0x0000FFFF);
754 stat.phy_stat = ((v1 & 0x00FF0000) >> 16);
755 tmp = (v0 & 0x0000FFFF);
756 stat.frame_count = ((tmp & 0xF000) >> 12);
757 stat.rts_count = ((tmp & 0x0F00) >> 8);
758 stat.supp_reason = ((tmp & 0x001C) >> 2);
759 stat.pm_indicated = !!(tmp & 0x0080);
760 stat.intermediate = !!(tmp & 0x0040);
761 stat.for_ampdu = !!(tmp & 0x0020);
762 stat.acked = !!(tmp & 0x0002);
763
764 b43legacy_handle_txstatus(dev, &stat);
765 }
766}
767
768static void drain_txstatus_queue(struct b43legacy_wldev *dev)
769{
770 u32 dummy;
771
772 if (dev->dev->id.revision < 5)
773 return;
774 /* Read all entries from the microcode TXstatus FIFO
775 * and throw them away.
776 */
777 while (1) {
778 dummy = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_0);
779 if (!(dummy & 0x00000001))
780 break;
781 dummy = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_1);
782 }
783}
784
785static u32 b43legacy_jssi_read(struct b43legacy_wldev *dev)
786{
787 u32 val = 0;
788
789 val = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x40A);
790 val <<= 16;
791 val |= b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x408);
792
793 return val;
794}
795
796static void b43legacy_jssi_write(struct b43legacy_wldev *dev, u32 jssi)
797{
798 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x408,
799 (jssi & 0x0000FFFF));
800 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x40A,
801 (jssi & 0xFFFF0000) >> 16);
802}
803
804static void b43legacy_generate_noise_sample(struct b43legacy_wldev *dev)
805{
806 b43legacy_jssi_write(dev, 0x7F7F7F7F);
e78c9d28 807 b43legacy_write32(dev, B43legacy_MMIO_MACCMD,
eed0fd21
SB		 808 b43legacy_read32(dev, B43legacy_MMIO_MACCMD)
809 | B43legacy_MACCMD_BGNOISE);
75388acd
LF		 810 B43legacy_WARN_ON(dev->noisecalc.channel_at_start !=
811 dev->phy.channel);
812}
813
814static void b43legacy_calculate_link_quality(struct b43legacy_wldev *dev)
815{
816 /* Top half of Link Quality calculation. */
817
818 if (dev->noisecalc.calculation_running)
819 return;
820 dev->noisecalc.channel_at_start = dev->phy.channel;
821 dev->noisecalc.calculation_running = 1;
822 dev->noisecalc.nr_samples = 0;
823
824 b43legacy_generate_noise_sample(dev);
825}
826
827static void handle_irq_noise(struct b43legacy_wldev *dev)
828{
829 struct b43legacy_phy *phy = &dev->phy;
830 u16 tmp;
831 u8 noise[4];
832 u8 i;
833 u8 j;
834 s32 average;
835
836 /* Bottom half of Link Quality calculation. */
837
838 B43legacy_WARN_ON(!dev->noisecalc.calculation_running);
839 if (dev->noisecalc.channel_at_start != phy->channel)
840 goto drop_calculation;
841 *((__le32 *)noise) = cpu_to_le32(b43legacy_jssi_read(dev));
842 if (noise[0] == 0x7F || noise[1] == 0x7F ||
843 noise[2] == 0x7F || noise[3] == 0x7F)
844 goto generate_new;
845
846 /* Get the noise samples. */
847 B43legacy_WARN_ON(dev->noisecalc.nr_samples >= 8);
848 i = dev->noisecalc.nr_samples;
ca21614d
HH		 849 noise[0] = clamp_val(noise[0], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
850 noise[1] = clamp_val(noise[1], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
851 noise[2] = clamp_val(noise[2], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
852 noise[3] = clamp_val(noise[3], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
75388acd
LF		 853 dev->noisecalc.samples[i][0] = phy->nrssi_lt[noise[0]];
854 dev->noisecalc.samples[i][1] = phy->nrssi_lt[noise[1]];
855 dev->noisecalc.samples[i][2] = phy->nrssi_lt[noise[2]];
856 dev->noisecalc.samples[i][3] = phy->nrssi_lt[noise[3]];
857 dev->noisecalc.nr_samples++;
858 if (dev->noisecalc.nr_samples == 8) {
859 /* Calculate the Link Quality by the noise samples. */
860 average = 0;
861 for (i = 0; i < 8; i++) {
862 for (j = 0; j < 4; j++)
863 average += dev->noisecalc.samples[i][j];
864 }
865 average /= (8 * 4);
866 average *= 125;
867 average += 64;
868 average /= 128;
869 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
870 0x40C);
871 tmp = (tmp / 128) & 0x1F;
872 if (tmp >= 8)
873 average += 2;
874 else
875 average -= 25;
876 if (tmp == 8)
877 average -= 72;
878 else
879 average -= 48;
880
881 dev->stats.link_noise = average;
882drop_calculation:
883 dev->noisecalc.calculation_running = 0;
884 return;
885 }
886generate_new:
887 b43legacy_generate_noise_sample(dev);
888}
889
890static void handle_irq_tbtt_indication(struct b43legacy_wldev *dev)
891{
892 if (b43legacy_is_mode(dev->wl, IEEE80211_IF_TYPE_AP)) {
893 /* TODO: PS TBTT */
894 } else {
895 if (1/*FIXME: the last PSpoll frame was sent successfully */)
896 b43legacy_power_saving_ctl_bits(dev, -1, -1);
897 }
75388acd 898 if (b43legacy_is_mode(dev->wl, IEEE80211_IF_TYPE_IBSS))
eed0fd21 899 dev->dfq_valid = 1;
75388acd
LF		 900}
901
902static void handle_irq_atim_end(struct b43legacy_wldev *dev)
903{
eed0fd21
SB		 904 if (dev->dfq_valid) {
905 b43legacy_write32(dev, B43legacy_MMIO_MACCMD,
906 b43legacy_read32(dev, B43legacy_MMIO_MACCMD)
907 | B43legacy_MACCMD_DFQ_VALID);
908 dev->dfq_valid = 0;
909 }
75388acd
LF		 910}
911
912static void handle_irq_pmq(struct b43legacy_wldev *dev)
913{
914 u32 tmp;
915
916 /* TODO: AP mode. */
917
918 while (1) {
919 tmp = b43legacy_read32(dev, B43legacy_MMIO_PS_STATUS);
920 if (!(tmp & 0x00000008))
921 break;
922 }
923 /* 16bit write is odd, but correct. */
924 b43legacy_write16(dev, B43legacy_MMIO_PS_STATUS, 0x0002);
925}
926
927static void b43legacy_write_template_common(struct b43legacy_wldev *dev,
928 const u8 *data, u16 size,
929 u16 ram_offset,
930 u16 shm_size_offset, u8 rate)
931{
932 u32 i;
933 u32 tmp;
934 struct b43legacy_plcp_hdr4 plcp;
935
936 plcp.data = 0;
937 b43legacy_generate_plcp_hdr(&plcp, size + FCS_LEN, rate);
938 b43legacy_ram_write(dev, ram_offset, le32_to_cpu(plcp.data));
939 ram_offset += sizeof(u32);
940 /* The PLCP is 6 bytes long, but we only wrote 4 bytes, yet.
941 * So leave the first two bytes of the next write blank.
942 */
943 tmp = (u32)(data[0]) << 16;
944 tmp |= (u32)(data[1]) << 24;
945 b43legacy_ram_write(dev, ram_offset, tmp);
946 ram_offset += sizeof(u32);
947 for (i = 2; i < size; i += sizeof(u32)) {
948 tmp = (u32)(data[i + 0]);
949 if (i + 1 < size)
950 tmp |= (u32)(data[i + 1]) << 8;
951 if (i + 2 < size)
952 tmp |= (u32)(data[i + 2]) << 16;
953 if (i + 3 < size)
954 tmp |= (u32)(data[i + 3]) << 24;
955 b43legacy_ram_write(dev, ram_offset + i - 2, tmp);
956 }
957 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_size_offset,
958 size + sizeof(struct b43legacy_plcp_hdr6));
959}
960
961static void b43legacy_write_beacon_template(struct b43legacy_wldev *dev,
962 u16 ram_offset,
963 u16 shm_size_offset, u8 rate)
964{
75388acd 965
a297170d
SB		 966 unsigned int i, len, variable_len;
967 const struct ieee80211_mgmt *bcn;
968 const u8 *ie;
969 bool tim_found = 0;
970
971 bcn = (const struct ieee80211_mgmt *)(dev->wl->current_beacon->data);
972 len = min((size_t)dev->wl->current_beacon->len,
75388acd 973 0x200 - sizeof(struct b43legacy_plcp_hdr6));
a297170d
SB		 974
975 b43legacy_write_template_common(dev, (const u8 *)bcn, len, ram_offset,
75388acd 976 shm_size_offset, rate);
a297170d
SB		 977
978 /* Find the position of the TIM and the DTIM_period value
979 * and write them to SHM. */
980 ie = bcn->u.beacon.variable;
981 variable_len = len - offsetof(struct ieee80211_mgmt, u.beacon.variable);
982 for (i = 0; i < variable_len - 2; ) {
983 uint8_t ie_id, ie_len;
984
985 ie_id = ie[i];
986 ie_len = ie[i + 1];
987 if (ie_id == 5) {
988 u16 tim_position;
989 u16 dtim_period;
990 /* This is the TIM Information Element */
991
992 /* Check whether the ie_len is in the beacon data range. */
993 if (variable_len < ie_len + 2 + i)
994 break;
995 /* A valid TIM is at least 4 bytes long. */
996 if (ie_len < 4)
997 break;
998 tim_found = 1;
999
1000 tim_position = sizeof(struct b43legacy_plcp_hdr6);
1001 tim_position += offsetof(struct ieee80211_mgmt,
1002 u.beacon.variable);
1003 tim_position += i;
1004
1005 dtim_period = ie[i + 3];
1006
1007 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
1008 B43legacy_SHM_SH_TIMPOS, tim_position);
1009 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
1010 B43legacy_SHM_SH_DTIMP, dtim_period);
1011 break;
1012 }
1013 i += ie_len + 2;
1014 }
1015 if (!tim_found) {
1016 b43legacywarn(dev->wl, "Did not find a valid TIM IE in the "
1017 "beacon template packet. AP or IBSS operation "
1018 "may be broken.\n");
1019 }
75388acd
LF		 1020}
1021
1022static void b43legacy_write_probe_resp_plcp(struct b43legacy_wldev *dev,
1023 u16 shm_offset, u16 size,
8318d78a 1024 struct ieee80211_rate *rate)
75388acd
LF		 1025{
1026 struct b43legacy_plcp_hdr4 plcp;
1027 u32 tmp;
1028 __le16 dur;
1029
1030 plcp.data = 0;
8318d78a 1031 b43legacy_generate_plcp_hdr(&plcp, size + FCS_LEN, rate->bitrate);
75388acd 1032 dur = ieee80211_generic_frame_duration(dev->wl->hw,
32bfd35d 1033 dev->wl->vif,
75388acd 1034 size,
8318d78a 1035 rate);
75388acd
LF		 1036 /* Write PLCP in two parts and timing for packet transfer */
1037 tmp = le32_to_cpu(plcp.data);
1038 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset,
1039 tmp & 0xFFFF);
1040 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset + 2,
1041 tmp >> 16);
1042 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset + 6,
1043 le16_to_cpu(dur));
1044}
1045
1046/* Instead of using custom probe response template, this function
1047 * just patches custom beacon template by:
1048 * 1) Changing packet type
1049 * 2) Patching duration field
1050 * 3) Stripping TIM
1051 */
a297170d
SB		 1052static const u8 *b43legacy_generate_probe_resp(struct b43legacy_wldev *dev,
1053 u16 *dest_size,
1054 struct ieee80211_rate *rate)
75388acd
LF		 1055{
1056 const u8 *src_data;
1057 u8 *dest_data;
a297170d 1058 u16 src_size, elem_size, src_pos, dest_pos;
75388acd
LF		 1059 __le16 dur;
1060 struct ieee80211_hdr *hdr;
a297170d
SB		 1061 size_t ie_start;
1062
1063 src_size = dev->wl->current_beacon->len;
1064 src_data = (const u8 *)dev->wl->current_beacon->data;
75388acd 1065
a297170d
SB		 1066 /* Get the start offset of the variable IEs in the packet. */
1067 ie_start = offsetof(struct ieee80211_mgmt, u.probe_resp.variable);
1068 B43legacy_WARN_ON(ie_start != offsetof(struct ieee80211_mgmt,
1069 u.beacon.variable));
75388acd 1070
4688be30 1071 if (B43legacy_WARN_ON(src_size < ie_start))
75388acd 1072 return NULL;
75388acd
LF		 1073
1074 dest_data = kmalloc(src_size, GFP_ATOMIC);
1075 if (unlikely(!dest_data))
1076 return NULL;
1077
a297170d
SB		 1078 /* Copy the static data and all Information Elements, except the TIM. */
1079 memcpy(dest_data, src_data, ie_start);
1080 src_pos = ie_start;
1081 dest_pos = ie_start;
1082 for ( ; src_pos < src_size - 2; src_pos += elem_size) {
75388acd 1083 elem_size = src_data[src_pos + 1] + 2;
a297170d
SB		 1084 if (src_data[src_pos] == 5) {
1085 /* This is the TIM. */
1086 continue;
75388acd 1087 }
a297170d
SB		 1088 memcpy(dest_data + dest_pos, src_data + src_pos, elem_size);
1089 dest_pos += elem_size;
75388acd
LF		 1090 }
1091 *dest_size = dest_pos;
1092 hdr = (struct ieee80211_hdr *)dest_data;
1093
1094 /* Set the frame control. */
1095 hdr->frame_control = cpu_to_le16(IEEE80211_FTYPE_MGMT |
1096 IEEE80211_STYPE_PROBE_RESP);
1097 dur = ieee80211_generic_frame_duration(dev->wl->hw,
32bfd35d 1098 dev->wl->vif,
75388acd 1099 *dest_size,
8318d78a 1100 rate);
75388acd
LF		 1101 hdr->duration_id = dur;
1102
1103 return dest_data;
1104}
1105
1106static void b43legacy_write_probe_resp_template(struct b43legacy_wldev *dev,
1107 u16 ram_offset,
8318d78a
JB		 1108 u16 shm_size_offset,
1109 struct ieee80211_rate *rate)
75388acd 1110{
a297170d 1111 const u8 *probe_resp_data;
75388acd
LF		 1112 u16 size;
1113
a297170d 1114 size = dev->wl->current_beacon->len;
75388acd
LF		 1115 probe_resp_data = b43legacy_generate_probe_resp(dev, &size, rate);
1116 if (unlikely(!probe_resp_data))
1117 return;
1118
1119 /* Looks like PLCP headers plus packet timings are stored for
1120 * all possible basic rates
1121 */
1122 b43legacy_write_probe_resp_plcp(dev, 0x31A, size,
8318d78a 1123 &b43legacy_b_ratetable[0]);
75388acd 1124 b43legacy_write_probe_resp_plcp(dev, 0x32C, size,
8318d78a 1125 &b43legacy_b_ratetable[1]);
75388acd 1126 b43legacy_write_probe_resp_plcp(dev, 0x33E, size,
8318d78a 1127 &b43legacy_b_ratetable[2]);
75388acd 1128 b43legacy_write_probe_resp_plcp(dev, 0x350, size,
8318d78a 1129 &b43legacy_b_ratetable[3]);
75388acd
LF		 1130
1131 size = min((size_t)size,
1132 0x200 - sizeof(struct b43legacy_plcp_hdr6));
1133 b43legacy_write_template_common(dev, probe_resp_data,
1134 size, ram_offset,
8318d78a 1135 shm_size_offset, rate->bitrate);
75388acd
LF		 1136 kfree(probe_resp_data);
1137}
1138
a297170d
SB		 1139/* Asynchronously update the packet templates in template RAM.
1140 * Locking: Requires wl->irq_lock to be locked. */
1141static void b43legacy_update_templates(struct b43legacy_wl *wl,
1142 struct sk_buff *beacon)
75388acd 1143{
a297170d
SB		 1144 /* This is the top half of the ansynchronous beacon update. The bottom
1145 * half is the beacon IRQ. Beacon update must be asynchronous to avoid
1146 * sending an invalid beacon. This can happen for example, if the
1147 * firmware transmits a beacon while we are updating it. */
75388acd 1148
a297170d
SB		 1149 if (wl->current_beacon)
1150 dev_kfree_skb_any(wl->current_beacon);
1151 wl->current_beacon = beacon;
1152 wl->beacon0_uploaded = 0;
1153 wl->beacon1_uploaded = 0;
75388acd
LF		 1154}
1155
1156static void b43legacy_set_ssid(struct b43legacy_wldev *dev,
1157 const u8 *ssid, u8 ssid_len)
1158{
1159 u32 tmp;
1160 u16 i;
1161 u16 len;
1162
1163 len = min((u16)ssid_len, (u16)0x100);
1164 for (i = 0; i < len; i += sizeof(u32)) {
1165 tmp = (u32)(ssid[i + 0]);
1166 if (i + 1 < len)
1167 tmp |= (u32)(ssid[i + 1]) << 8;
1168 if (i + 2 < len)
1169 tmp |= (u32)(ssid[i + 2]) << 16;
1170 if (i + 3 < len)
1171 tmp |= (u32)(ssid[i + 3]) << 24;
1172 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED,
1173 0x380 + i, tmp);
1174 }
1175 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
1176 0x48, len);
1177}
1178
1179static void b43legacy_set_beacon_int(struct b43legacy_wldev *dev,
1180 u16 beacon_int)
1181{
1182 b43legacy_time_lock(dev);
1183 if (dev->dev->id.revision >= 3)
1184 b43legacy_write32(dev, 0x188, (beacon_int << 16));
1185 else {
1186 b43legacy_write16(dev, 0x606, (beacon_int >> 6));
1187 b43legacy_write16(dev, 0x610, beacon_int);
1188 }
1189 b43legacy_time_unlock(dev);
1190}
1191
1192static void handle_irq_beacon(struct b43legacy_wldev *dev)
1193{
a297170d
SB		 1194 struct b43legacy_wl *wl = dev->wl;
1195 u32 cmd;
75388acd 1196
a297170d 1197 if (!b43legacy_is_mode(wl, IEEE80211_IF_TYPE_AP))
75388acd
LF		 1198 return;
1199
a297170d 1200 /* This is the bottom half of the asynchronous beacon update. */
75388acd 1201
a297170d
SB		 1202 cmd = b43legacy_read32(dev, B43legacy_MMIO_MACCMD);
1203 if (!(cmd & B43legacy_MACCMD_BEACON0_VALID)) {
1204 if (!wl->beacon0_uploaded) {
1205 b43legacy_write_beacon_template(dev, 0x68,
1206 B43legacy_SHM_SH_BTL0,
1207 B43legacy_CCK_RATE_1MB);
1208 b43legacy_write_probe_resp_template(dev, 0x268,
1209 B43legacy_SHM_SH_PRTLEN,
1210 &__b43legacy_ratetable[3]);
1211 wl->beacon0_uploaded = 1;
1212 }
1213 cmd |= B43legacy_MACCMD_BEACON0_VALID;
1214 }
1215 if (!(cmd & B43legacy_MACCMD_BEACON1_VALID)) {
1216 if (!wl->beacon1_uploaded) {
1217 b43legacy_write_beacon_template(dev, 0x468,
1218 B43legacy_SHM_SH_BTL1,
1219 B43legacy_CCK_RATE_1MB);
1220 wl->beacon1_uploaded = 1;
1221 }
1222 cmd |= B43legacy_MACCMD_BEACON1_VALID;
75388acd 1223 }
a297170d 1224 b43legacy_write32(dev, B43legacy_MMIO_MACCMD, cmd);
75388acd
LF		 1225}
1226
1227static void handle_irq_ucode_debug(struct b43legacy_wldev *dev)
1228{
1229}
1230
1231/* Interrupt handler bottom-half */
1232static void b43legacy_interrupt_tasklet(struct b43legacy_wldev *dev)
1233{
1234 u32 reason;
1235 u32 dma_reason[ARRAY_SIZE(dev->dma_reason)];
1236 u32 merged_dma_reason = 0;
1237 int i;
75388acd
LF		 1238 unsigned long flags;
1239
1240 spin_lock_irqsave(&dev->wl->irq_lock, flags);
1241
1242 B43legacy_WARN_ON(b43legacy_status(dev) <
1243 B43legacy_STAT_INITIALIZED);
1244
1245 reason = dev->irq_reason;
1246 for (i = 0; i < ARRAY_SIZE(dma_reason); i++) {
1247 dma_reason[i] = dev->dma_reason[i];
1248 merged_dma_reason |= dma_reason[i];
1249 }
1250
1251 if (unlikely(reason & B43legacy_IRQ_MAC_TXERR))
1252 b43legacyerr(dev->wl, "MAC transmission error\n");
1253
a293ee99 1254 if (unlikely(reason & B43legacy_IRQ_PHY_TXERR)) {
75388acd 1255 b43legacyerr(dev->wl, "PHY transmission error\n");
a293ee99
SB		 1256 rmb();
1257 if (unlikely(atomic_dec_and_test(&dev->phy.txerr_cnt))) {
1258 b43legacyerr(dev->wl, "Too many PHY TX errors, "
1259 "restarting the controller\n");
1260 b43legacy_controller_restart(dev, "PHY TX errors");
1261 }
1262 }
75388acd
LF		 1263
1264 if (unlikely(merged_dma_reason & (B43legacy_DMAIRQ_FATALMASK |
1265 B43legacy_DMAIRQ_NONFATALMASK))) {
1266 if (merged_dma_reason & B43legacy_DMAIRQ_FATALMASK) {
1267 b43legacyerr(dev->wl, "Fatal DMA error: "
1268 "0x%08X, 0x%08X, 0x%08X, "
1269 "0x%08X, 0x%08X, 0x%08X\n",
1270 dma_reason[0], dma_reason[1],
1271 dma_reason[2], dma_reason[3],
1272 dma_reason[4], dma_reason[5]);
1273 b43legacy_controller_restart(dev, "DMA error");
1274 mmiowb();
1275 spin_unlock_irqrestore(&dev->wl->irq_lock, flags);
1276 return;
1277 }
1278 if (merged_dma_reason & B43legacy_DMAIRQ_NONFATALMASK)
1279 b43legacyerr(dev->wl, "DMA error: "
1280 "0x%08X, 0x%08X, 0x%08X, "
1281 "0x%08X, 0x%08X, 0x%08X\n",
1282 dma_reason[0], dma_reason[1],
1283 dma_reason[2], dma_reason[3],
1284 dma_reason[4], dma_reason[5]);
1285 }
1286
1287 if (unlikely(reason & B43legacy_IRQ_UCODE_DEBUG))
1288 handle_irq_ucode_debug(dev);
1289 if (reason & B43legacy_IRQ_TBTT_INDI)
1290 handle_irq_tbtt_indication(dev);
1291 if (reason & B43legacy_IRQ_ATIM_END)
1292 handle_irq_atim_end(dev);
1293 if (reason & B43legacy_IRQ_BEACON)
1294 handle_irq_beacon(dev);
1295 if (reason & B43legacy_IRQ_PMQ)
1296 handle_irq_pmq(dev);
1297 if (reason & B43legacy_IRQ_TXFIFO_FLUSH_OK)
1298 ;/*TODO*/
1299 if (reason & B43legacy_IRQ_NOISESAMPLE_OK)
1300 handle_irq_noise(dev);
1301
1302 /* Check the DMA reason registers for received data. */
1303 if (dma_reason[0] & B43legacy_DMAIRQ_RX_DONE) {
1304 if (b43legacy_using_pio(dev))
1305 b43legacy_pio_rx(dev->pio.queue0);
1306 else
1307 b43legacy_dma_rx(dev->dma.rx_ring0);
75388acd
LF		 1308 }
1309 B43legacy_WARN_ON(dma_reason[1] & B43legacy_DMAIRQ_RX_DONE);
1310 B43legacy_WARN_ON(dma_reason[2] & B43legacy_DMAIRQ_RX_DONE);
1311 if (dma_reason[3] & B43legacy_DMAIRQ_RX_DONE) {
1312 if (b43legacy_using_pio(dev))
1313 b43legacy_pio_rx(dev->pio.queue3);
1314 else
1315 b43legacy_dma_rx(dev->dma.rx_ring3);
75388acd
LF		 1316 }
1317 B43legacy_WARN_ON(dma_reason[4] & B43legacy_DMAIRQ_RX_DONE);
1318 B43legacy_WARN_ON(dma_reason[5] & B43legacy_DMAIRQ_RX_DONE);
1319
ba48f7bb 1320 if (reason & B43legacy_IRQ_TX_OK)
75388acd 1321 handle_irq_transmit_status(dev);
75388acd 1322
75388acd
LF		 1323 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
1324 mmiowb();
1325 spin_unlock_irqrestore(&dev->wl->irq_lock, flags);
1326}
1327
1328static void pio_irq_workaround(struct b43legacy_wldev *dev,
1329 u16 base, int queueidx)
1330{
1331 u16 rxctl;
1332
1333 rxctl = b43legacy_read16(dev, base + B43legacy_PIO_RXCTL);
1334 if (rxctl & B43legacy_PIO_RXCTL_DATAAVAILABLE)
1335 dev->dma_reason[queueidx] |= B43legacy_DMAIRQ_RX_DONE;
1336 else
1337 dev->dma_reason[queueidx] &= ~B43legacy_DMAIRQ_RX_DONE;
1338}
1339
1340static void b43legacy_interrupt_ack(struct b43legacy_wldev *dev, u32 reason)
1341{
1342 if (b43legacy_using_pio(dev) &&
1343 (dev->dev->id.revision < 3) &&
1344 (!(reason & B43legacy_IRQ_PIO_WORKAROUND))) {
1345 /* Apply a PIO specific workaround to the dma_reasons */
1346 pio_irq_workaround(dev, B43legacy_MMIO_PIO1_BASE, 0);
1347 pio_irq_workaround(dev, B43legacy_MMIO_PIO2_BASE, 1);
1348 pio_irq_workaround(dev, B43legacy_MMIO_PIO3_BASE, 2);
1349 pio_irq_workaround(dev, B43legacy_MMIO_PIO4_BASE, 3);
1350 }
1351
1352 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON, reason);
1353
1354 b43legacy_write32(dev, B43legacy_MMIO_DMA0_REASON,
1355 dev->dma_reason[0]);
1356 b43legacy_write32(dev, B43legacy_MMIO_DMA1_REASON,
1357 dev->dma_reason[1]);
1358 b43legacy_write32(dev, B43legacy_MMIO_DMA2_REASON,
1359 dev->dma_reason[2]);
1360 b43legacy_write32(dev, B43legacy_MMIO_DMA3_REASON,
1361 dev->dma_reason[3]);
1362 b43legacy_write32(dev, B43legacy_MMIO_DMA4_REASON,
1363 dev->dma_reason[4]);
1364 b43legacy_write32(dev, B43legacy_MMIO_DMA5_REASON,
1365 dev->dma_reason[5]);
1366}
1367
1368/* Interrupt handler top-half */
1369static irqreturn_t b43legacy_interrupt_handler(int irq, void *dev_id)
1370{
1371 irqreturn_t ret = IRQ_NONE;
1372 struct b43legacy_wldev *dev = dev_id;
1373 u32 reason;
1374
1375 if (!dev)
1376 return IRQ_NONE;
1377
1378 spin_lock(&dev->wl->irq_lock);
1379
1380 if (b43legacy_status(dev) < B43legacy_STAT_STARTED)
1381 goto out;
1382 reason = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1383 if (reason == 0xffffffff) /* shared IRQ */
1384 goto out;
1385 ret = IRQ_HANDLED;
1386 reason &= b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
1387 if (!reason)
1388 goto out;
1389
1390 dev->dma_reason[0] = b43legacy_read32(dev,
1391 B43legacy_MMIO_DMA0_REASON)
1392 & 0x0001DC00;
1393 dev->dma_reason[1] = b43legacy_read32(dev,
1394 B43legacy_MMIO_DMA1_REASON)
1395 & 0x0000DC00;
1396 dev->dma_reason[2] = b43legacy_read32(dev,
1397 B43legacy_MMIO_DMA2_REASON)
1398 & 0x0000DC00;
1399 dev->dma_reason[3] = b43legacy_read32(dev,
1400 B43legacy_MMIO_DMA3_REASON)
1401 & 0x0001DC00;
1402 dev->dma_reason[4] = b43legacy_read32(dev,
1403 B43legacy_MMIO_DMA4_REASON)
1404 & 0x0000DC00;
1405 dev->dma_reason[5] = b43legacy_read32(dev,
1406 B43legacy_MMIO_DMA5_REASON)
1407 & 0x0000DC00;
1408
1409 b43legacy_interrupt_ack(dev, reason);
1410 /* disable all IRQs. They are enabled again in the bottom half. */
1411 dev->irq_savedstate = b43legacy_interrupt_disable(dev,
1412 B43legacy_IRQ_ALL);
1413 /* save the reason code and call our bottom half. */
1414 dev->irq_reason = reason;
1415 tasklet_schedule(&dev->isr_tasklet);
1416out:
1417 mmiowb();
1418 spin_unlock(&dev->wl->irq_lock);
1419
1420 return ret;
1421}
1422
1423static void b43legacy_release_firmware(struct b43legacy_wldev *dev)
1424{
1425 release_firmware(dev->fw.ucode);
1426 dev->fw.ucode = NULL;
1427 release_firmware(dev->fw.pcm);
1428 dev->fw.pcm = NULL;
1429 release_firmware(dev->fw.initvals);
1430 dev->fw.initvals = NULL;
1431 release_firmware(dev->fw.initvals_band);
1432 dev->fw.initvals_band = NULL;
1433}
1434
1435static void b43legacy_print_fw_helptext(struct b43legacy_wl *wl)
1436{
1437 b43legacyerr(wl, "You must go to http://linuxwireless.org/en/users/"
354807e0 1438 "Drivers/b43#devicefirmware "
75388acd
LF		 1439 "and download the correct firmware (version 3).\n");
1440}
1441
1442static int do_request_fw(struct b43legacy_wldev *dev,
1443 const char *name,
1444 const struct firmware **fw)
1445{
1446 char path[sizeof(modparam_fwpostfix) + 32];
1447 struct b43legacy_fw_header *hdr;
1448 u32 size;
1449 int err;
1450
1451 if (!name)
1452 return 0;
1453
1454 snprintf(path, ARRAY_SIZE(path),
1455 "b43legacy%s/%s.fw",
1456 modparam_fwpostfix, name);
1457 err = request_firmware(fw, path, dev->dev->dev);
1458 if (err) {
1459 b43legacyerr(dev->wl, "Firmware file \"%s\" not found "
1460 "or load failed.\n", path);
1461 return err;
1462 }
1463 if ((*fw)->size < sizeof(struct b43legacy_fw_header))
1464 goto err_format;
1465 hdr = (struct b43legacy_fw_header *)((*fw)->data);
1466 switch (hdr->type) {
1467 case B43legacy_FW_TYPE_UCODE:
1468 case B43legacy_FW_TYPE_PCM:
1469 size = be32_to_cpu(hdr->size);
1470 if (size != (*fw)->size - sizeof(struct b43legacy_fw_header))
1471 goto err_format;
1472 /* fallthrough */
1473 case B43legacy_FW_TYPE_IV:
1474 if (hdr->ver != 1)
1475 goto err_format;
1476 break;
1477 default:
1478 goto err_format;
1479 }
1480
1481 return err;
1482
1483err_format:
1484 b43legacyerr(dev->wl, "Firmware file \"%s\" format error.\n", path);
1485 return -EPROTO;
1486}
1487
1488static int b43legacy_request_firmware(struct b43legacy_wldev *dev)
1489{
1490 struct b43legacy_firmware *fw = &dev->fw;
1491 const u8 rev = dev->dev->id.revision;
1492 const char *filename;
1493 u32 tmshigh;
1494 int err;
1495
1496 tmshigh = ssb_read32(dev->dev, SSB_TMSHIGH);
1497 if (!fw->ucode) {
1498 if (rev == 2)
1499 filename = "ucode2";
1500 else if (rev == 4)
1501 filename = "ucode4";
1502 else
1503 filename = "ucode5";
1504 err = do_request_fw(dev, filename, &fw->ucode);
1505 if (err)
1506 goto err_load;
1507 }
1508 if (!fw->pcm) {
1509 if (rev < 5)
1510 filename = "pcm4";
1511 else
1512 filename = "pcm5";
1513 err = do_request_fw(dev, filename, &fw->pcm);
1514 if (err)
1515 goto err_load;
1516 }
1517 if (!fw->initvals) {
1518 switch (dev->phy.type) {
385f848a 1519 case B43legacy_PHYTYPE_B:
75388acd
LF		 1520 case B43legacy_PHYTYPE_G:
1521 if ((rev >= 5) && (rev <= 10))
1522 filename = "b0g0initvals5";
1523 else if (rev == 2 || rev == 4)
1524 filename = "b0g0initvals2";
1525 else
1526 goto err_no_initvals;
1527 break;
1528 default:
1529 goto err_no_initvals;
1530 }
1531 err = do_request_fw(dev, filename, &fw->initvals);
1532 if (err)
1533 goto err_load;
1534 }
1535 if (!fw->initvals_band) {
1536 switch (dev->phy.type) {
385f848a 1537 case B43legacy_PHYTYPE_B:
75388acd
LF		 1538 case B43legacy_PHYTYPE_G:
1539 if ((rev >= 5) && (rev <= 10))
1540 filename = "b0g0bsinitvals5";
1541 else if (rev >= 11)
1542 filename = NULL;
1543 else if (rev == 2 || rev == 4)
1544 filename = NULL;
1545 else
1546 goto err_no_initvals;
1547 break;
1548 default:
1549 goto err_no_initvals;
1550 }
1551 err = do_request_fw(dev, filename, &fw->initvals_band);
1552 if (err)
1553 goto err_load;
1554 }
1555
1556 return 0;
1557
1558err_load:
1559 b43legacy_print_fw_helptext(dev->wl);
1560 goto error;
1561
1562err_no_initvals:
1563 err = -ENODEV;
1564 b43legacyerr(dev->wl, "No Initial Values firmware file for PHY %u, "
1565 "core rev %u\n", dev->phy.type, rev);
1566 goto error;
1567
1568error:
1569 b43legacy_release_firmware(dev);
1570 return err;
1571}
1572
1573static int b43legacy_upload_microcode(struct b43legacy_wldev *dev)
1574{
1575 const size_t hdr_len = sizeof(struct b43legacy_fw_header);
1576 const __be32 *data;
1577 unsigned int i;
1578 unsigned int len;
1579 u16 fwrev;
1580 u16 fwpatch;
1581 u16 fwdate;
1582 u16 fwtime;
e78c9d28 1583 u32 tmp, macctl;
75388acd
LF		 1584 int err = 0;
1585
e78c9d28
SB		 1586 /* Jump the microcode PSM to offset 0 */
1587 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1588 B43legacy_WARN_ON(macctl & B43legacy_MACCTL_PSM_RUN);
1589 macctl |= B43legacy_MACCTL_PSM_JMP0;
1590 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
1591 /* Zero out all microcode PSM registers and shared memory. */
1592 for (i = 0; i < 64; i++)
1593 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, i, 0);
1594 for (i = 0; i < 4096; i += 2)
1595 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, i, 0);
1596
75388acd
LF		 1597 /* Upload Microcode. */
1598 data = (__be32 *) (dev->fw.ucode->data + hdr_len);
1599 len = (dev->fw.ucode->size - hdr_len) / sizeof(__be32);
1600 b43legacy_shm_control_word(dev,
1601 B43legacy_SHM_UCODE |
1602 B43legacy_SHM_AUTOINC_W,
1603 0x0000);
1604 for (i = 0; i < len; i++) {
1605 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA,
1606 be32_to_cpu(data[i]));
1607 udelay(10);
1608 }
1609
1610 if (dev->fw.pcm) {
1611 /* Upload PCM data. */
1612 data = (__be32 *) (dev->fw.pcm->data + hdr_len);
1613 len = (dev->fw.pcm->size - hdr_len) / sizeof(__be32);
1614 b43legacy_shm_control_word(dev, B43legacy_SHM_HW, 0x01EA);
1615 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA, 0x00004000);
1616 /* No need for autoinc bit in SHM_HW */
1617 b43legacy_shm_control_word(dev, B43legacy_SHM_HW, 0x01EB);
1618 for (i = 0; i < len; i++) {
1619 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA,
1620 be32_to_cpu(data[i]));
1621 udelay(10);
1622 }
1623 }
1624
1625 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON,
1626 B43legacy_IRQ_ALL);
e78c9d28
SB		 1627
1628 /* Start the microcode PSM */
1629 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1630 macctl &= ~B43legacy_MACCTL_PSM_JMP0;
1631 macctl |= B43legacy_MACCTL_PSM_RUN;
1632 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
75388acd
LF		 1633
1634 /* Wait for the microcode to load and respond */
1635 i = 0;
1636 while (1) {
1637 tmp = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1638 if (tmp == B43legacy_IRQ_MAC_SUSPENDED)
1639 break;
1640 i++;
1641 if (i >= B43legacy_IRQWAIT_MAX_RETRIES) {
1642 b43legacyerr(dev->wl, "Microcode not responding\n");
1643 b43legacy_print_fw_helptext(dev->wl);
1644 err = -ENODEV;
e78c9d28
SB		 1645 goto error;
1646 }
1647 msleep_interruptible(50);
1648 if (signal_pending(current)) {
1649 err = -EINTR;
1650 goto error;
75388acd 1651 }
75388acd
LF		 1652 }
1653 /* dummy read follows */
1654 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1655
1656 /* Get and check the revisions. */
1657 fwrev = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1658 B43legacy_SHM_SH_UCODEREV);
1659 fwpatch = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1660 B43legacy_SHM_SH_UCODEPATCH);
1661 fwdate = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1662 B43legacy_SHM_SH_UCODEDATE);
1663 fwtime = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1664 B43legacy_SHM_SH_UCODETIME);
1665
1666 if (fwrev > 0x128) {
1667 b43legacyerr(dev->wl, "YOU ARE TRYING TO LOAD V4 FIRMWARE."
1668 " Only firmware from binary drivers version 3.x"
1669 " is supported. You must change your firmware"
1670 " files.\n");
1671 b43legacy_print_fw_helptext(dev->wl);
75388acd 1672 err = -EOPNOTSUPP;
e78c9d28 1673 goto error;
75388acd 1674 }
cfbc35b6
SB		 1675 b43legacyinfo(dev->wl, "Loading firmware version 0x%X, patch level %u "
1676 "(20%.2i-%.2i-%.2i %.2i:%.2i:%.2i)\n", fwrev, fwpatch,
1677 (fwdate >> 12) & 0xF, (fwdate >> 8) & 0xF, fwdate & 0xFF,
1678 (fwtime >> 11) & 0x1F, (fwtime >> 5) & 0x3F,
1679 fwtime & 0x1F);
75388acd
LF		 1680
1681 dev->fw.rev = fwrev;
1682 dev->fw.patch = fwpatch;
1683
e78c9d28
SB		 1684 return 0;
1685
1686error:
1687 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1688 macctl &= ~B43legacy_MACCTL_PSM_RUN;
1689 macctl |= B43legacy_MACCTL_PSM_JMP0;
1690 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
1691
75388acd
LF		 1692 return err;
1693}
1694
1695static int b43legacy_write_initvals(struct b43legacy_wldev *dev,
1696 const struct b43legacy_iv *ivals,
1697 size_t count,
1698 size_t array_size)
1699{
1700 const struct b43legacy_iv *iv;
1701 u16 offset;
1702 size_t i;
1703 bool bit32;
1704
1705 BUILD_BUG_ON(sizeof(struct b43legacy_iv) != 6);
1706 iv = ivals;
1707 for (i = 0; i < count; i++) {
1708 if (array_size < sizeof(iv->offset_size))
1709 goto err_format;
1710 array_size -= sizeof(iv->offset_size);
1711 offset = be16_to_cpu(iv->offset_size);
1712 bit32 = !!(offset & B43legacy_IV_32BIT);
1713 offset &= B43legacy_IV_OFFSET_MASK;
1714 if (offset >= 0x1000)
1715 goto err_format;
1716 if (bit32) {
1717 u32 value;
1718
1719 if (array_size < sizeof(iv->data.d32))
1720 goto err_format;
1721 array_size -= sizeof(iv->data.d32);
1722
533dd1b0 1723 value = get_unaligned_be32(&iv->data.d32);
75388acd
LF		 1724 b43legacy_write32(dev, offset, value);
1725
1726 iv = (const struct b43legacy_iv *)((const uint8_t *)iv +
1727 sizeof(__be16) +
1728 sizeof(__be32));
1729 } else {
1730 u16 value;
1731
1732 if (array_size < sizeof(iv->data.d16))
1733 goto err_format;
1734 array_size -= sizeof(iv->data.d16);
1735
1736 value = be16_to_cpu(iv->data.d16);
1737 b43legacy_write16(dev, offset, value);
1738
1739 iv = (const struct b43legacy_iv *)((const uint8_t *)iv +
1740 sizeof(__be16) +
1741 sizeof(__be16));
1742 }
1743 }
1744 if (array_size)
1745 goto err_format;
1746
1747 return 0;
1748
1749err_format:
1750 b43legacyerr(dev->wl, "Initial Values Firmware file-format error.\n");
1751 b43legacy_print_fw_helptext(dev->wl);
1752
1753 return -EPROTO;
1754}
1755
1756static int b43legacy_upload_initvals(struct b43legacy_wldev *dev)
1757{
1758 const size_t hdr_len = sizeof(struct b43legacy_fw_header);
1759 const struct b43legacy_fw_header *hdr;
1760 struct b43legacy_firmware *fw = &dev->fw;
1761 const struct b43legacy_iv *ivals;
1762 size_t count;
1763 int err;
1764
1765 hdr = (const struct b43legacy_fw_header *)(fw->initvals->data);
1766 ivals = (const struct b43legacy_iv *)(fw->initvals->data + hdr_len);
1767 count = be32_to_cpu(hdr->size);
1768 err = b43legacy_write_initvals(dev, ivals, count,
1769 fw->initvals->size - hdr_len);
1770 if (err)
1771 goto out;
1772 if (fw->initvals_band) {
1773 hdr = (const struct b43legacy_fw_header *)
1774 (fw->initvals_band->data);
1775 ivals = (const struct b43legacy_iv *)(fw->initvals_band->data
1776 + hdr_len);
1777 count = be32_to_cpu(hdr->size);
1778 err = b43legacy_write_initvals(dev, ivals, count,
1779 fw->initvals_band->size - hdr_len);
1780 if (err)
1781 goto out;
1782 }
1783out:
1784
1785 return err;
1786}
1787
1788/* Initialize the GPIOs
1789 * http://bcm-specs.sipsolutions.net/GPIO
1790 */
1791static int b43legacy_gpio_init(struct b43legacy_wldev *dev)
1792{
1793 struct ssb_bus *bus = dev->dev->bus;
1794 struct ssb_device *gpiodev, *pcidev = NULL;
1795 u32 mask;
1796 u32 set;
1797
e78c9d28 1798 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1799 b43legacy_read32(dev,
e78c9d28 1800 B43legacy_MMIO_MACCTL)
75388acd
LF		 1801 & 0xFFFF3FFF);
1802
75388acd
LF		 1803 b43legacy_write16(dev, B43legacy_MMIO_GPIO_MASK,
1804 b43legacy_read16(dev,
1805 B43legacy_MMIO_GPIO_MASK)
1806 | 0x000F);
1807
1808 mask = 0x0000001F;
1809 set = 0x0000000F;
1810 if (dev->dev->bus->chip_id == 0x4301) {
1811 mask |= 0x0060;
1812 set |= 0x0060;
1813 }
7797aa38 1814 if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_PACTRL) {
75388acd
LF		 1815 b43legacy_write16(dev, B43legacy_MMIO_GPIO_MASK,
1816 b43legacy_read16(dev,
1817 B43legacy_MMIO_GPIO_MASK)
1818 | 0x0200);
1819 mask |= 0x0200;
1820 set |= 0x0200;
1821 }
1822 if (dev->dev->id.revision >= 2)
1823 mask |= 0x0010; /* FIXME: This is redundant. */
1824
1825#ifdef CONFIG_SSB_DRIVER_PCICORE
1826 pcidev = bus->pcicore.dev;
1827#endif
1828 gpiodev = bus->chipco.dev ? : pcidev;
1829 if (!gpiodev)
1830 return 0;
1831 ssb_write32(gpiodev, B43legacy_GPIO_CONTROL,
1832 (ssb_read32(gpiodev, B43legacy_GPIO_CONTROL)
1833 & mask) | set);
1834
1835 return 0;
1836}
1837
1838/* Turn off all GPIO stuff. Call this on module unload, for example. */
1839static void b43legacy_gpio_cleanup(struct b43legacy_wldev *dev)
1840{
1841 struct ssb_bus *bus = dev->dev->bus;
1842 struct ssb_device *gpiodev, *pcidev = NULL;
1843
1844#ifdef CONFIG_SSB_DRIVER_PCICORE
1845 pcidev = bus->pcicore.dev;
1846#endif
1847 gpiodev = bus->chipco.dev ? : pcidev;
1848 if (!gpiodev)
1849 return;
1850 ssb_write32(gpiodev, B43legacy_GPIO_CONTROL, 0);
1851}
1852
1853/* http://bcm-specs.sipsolutions.net/EnableMac */
1854void b43legacy_mac_enable(struct b43legacy_wldev *dev)
1855{
1856 dev->mac_suspended--;
1857 B43legacy_WARN_ON(dev->mac_suspended < 0);
f34eb692 1858 B43legacy_WARN_ON(irqs_disabled());
75388acd 1859 if (dev->mac_suspended == 0) {
e78c9d28 1860 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1861 b43legacy_read32(dev,
e78c9d28
SB		 1862 B43legacy_MMIO_MACCTL)
1863 | B43legacy_MACCTL_ENABLED);
75388acd
LF		 1864 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON,
1865 B43legacy_IRQ_MAC_SUSPENDED);
1866 /* the next two are dummy reads */
e78c9d28 1867 b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
75388acd
LF		 1868 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1869 b43legacy_power_saving_ctl_bits(dev, -1, -1);
f34eb692
LF		 1870
1871 /* Re-enable IRQs. */
1872 spin_lock_irq(&dev->wl->irq_lock);
1873 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
1874 spin_unlock_irq(&dev->wl->irq_lock);
75388acd
LF		 1875 }
1876}
1877
1878/* http://bcm-specs.sipsolutions.net/SuspendMAC */
1879void b43legacy_mac_suspend(struct b43legacy_wldev *dev)
1880{
1881 int i;
1882 u32 tmp;
1883
f34eb692
LF		 1884 might_sleep();
1885 B43legacy_WARN_ON(irqs_disabled());
75388acd 1886 B43legacy_WARN_ON(dev->mac_suspended < 0);
f34eb692 1887
75388acd 1888 if (dev->mac_suspended == 0) {
f34eb692
LF		 1889 /* Mask IRQs before suspending MAC. Otherwise
1890 * the MAC stays busy and won't suspend. */
1891 spin_lock_irq(&dev->wl->irq_lock);
1892 tmp = b43legacy_interrupt_disable(dev, B43legacy_IRQ_ALL);
1893 spin_unlock_irq(&dev->wl->irq_lock);
1894 b43legacy_synchronize_irq(dev);
1895 dev->irq_savedstate = tmp;
1896
75388acd 1897 b43legacy_power_saving_ctl_bits(dev, -1, 1);
e78c9d28 1898 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1899 b43legacy_read32(dev,
e78c9d28
SB		 1900 B43legacy_MMIO_MACCTL)
1901 & ~B43legacy_MACCTL_ENABLED);
75388acd 1902 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
f34eb692 1903 for (i = 40; i; i--) {
75388acd
LF		 1904 tmp = b43legacy_read32(dev,
1905 B43legacy_MMIO_GEN_IRQ_REASON);
1906 if (tmp & B43legacy_IRQ_MAC_SUSPENDED)
1907 goto out;
f34eb692 1908 msleep(1);
75388acd
LF		 1909 }
1910 b43legacyerr(dev->wl, "MAC suspend failed\n");
1911 }
1912out:
1913 dev->mac_suspended++;
1914}
1915
1916static void b43legacy_adjust_opmode(struct b43legacy_wldev *dev)
1917{
1918 struct b43legacy_wl *wl = dev->wl;
1919 u32 ctl;
1920 u16 cfp_pretbtt;
1921
1922 ctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1923 /* Reset status to STA infrastructure mode. */
1924 ctl &= ~B43legacy_MACCTL_AP;
1925 ctl &= ~B43legacy_MACCTL_KEEP_CTL;
1926 ctl &= ~B43legacy_MACCTL_KEEP_BADPLCP;
1927 ctl &= ~B43legacy_MACCTL_KEEP_BAD;
1928 ctl &= ~B43legacy_MACCTL_PROMISC;
4150c572 1929 ctl &= ~B43legacy_MACCTL_BEACPROMISC;
75388acd
LF		 1930 ctl |= B43legacy_MACCTL_INFRA;
1931
4150c572
JB		 1932 if (b43legacy_is_mode(wl, IEEE80211_IF_TYPE_AP))
1933 ctl |= B43legacy_MACCTL_AP;
1934 else if (b43legacy_is_mode(wl, IEEE80211_IF_TYPE_IBSS))
1935 ctl &= ~B43legacy_MACCTL_INFRA;
1936
1937 if (wl->filter_flags & FIF_CONTROL)
75388acd 1938 ctl |= B43legacy_MACCTL_KEEP_CTL;
4150c572
JB		 1939 if (wl->filter_flags & FIF_FCSFAIL)
1940 ctl |= B43legacy_MACCTL_KEEP_BAD;
1941 if (wl->filter_flags & FIF_PLCPFAIL)
1942 ctl |= B43legacy_MACCTL_KEEP_BADPLCP;
1943 if (wl->filter_flags & FIF_PROMISC_IN_BSS)
75388acd 1944 ctl |= B43legacy_MACCTL_PROMISC;
4150c572
JB		 1945 if (wl->filter_flags & FIF_BCN_PRBRESP_PROMISC)
1946 ctl |= B43legacy_MACCTL_BEACPROMISC;
1947
75388acd
LF		 1948 /* Workaround: On old hardware the HW-MAC-address-filter
1949 * doesn't work properly, so always run promisc in filter
1950 * it in software. */
1951 if (dev->dev->id.revision <= 4)
1952 ctl |= B43legacy_MACCTL_PROMISC;
1953
1954 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, ctl);
1955
1956 cfp_pretbtt = 2;
1957 if ((ctl & B43legacy_MACCTL_INFRA) &&
1958 !(ctl & B43legacy_MACCTL_AP)) {
1959 if (dev->dev->bus->chip_id == 0x4306 &&
1960 dev->dev->bus->chip_rev == 3)
1961 cfp_pretbtt = 100;
1962 else
1963 cfp_pretbtt = 50;
1964 }
1965 b43legacy_write16(dev, 0x612, cfp_pretbtt);
1966}
1967
1968static void b43legacy_rate_memory_write(struct b43legacy_wldev *dev,
1969 u16 rate,
1970 int is_ofdm)
1971{
1972 u16 offset;
1973
1974 if (is_ofdm) {
1975 offset = 0x480;
1976 offset += (b43legacy_plcp_get_ratecode_ofdm(rate) & 0x000F) * 2;
1977 } else {
1978 offset = 0x4C0;
1979 offset += (b43legacy_plcp_get_ratecode_cck(rate) & 0x000F) * 2;
1980 }
1981 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, offset + 0x20,
1982 b43legacy_shm_read16(dev,
1983 B43legacy_SHM_SHARED, offset));
1984}
1985
1986static void b43legacy_rate_memory_init(struct b43legacy_wldev *dev)
1987{
1988 switch (dev->phy.type) {
1989 case B43legacy_PHYTYPE_G:
1990 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_6MB, 1);
1991 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_12MB, 1);
1992 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_18MB, 1);
1993 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_24MB, 1);
1994 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_36MB, 1);
1995 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_48MB, 1);
1996 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_54MB, 1);
1997 /* fallthrough */
1998 case B43legacy_PHYTYPE_B:
1999 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_1MB, 0);
2000 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_2MB, 0);
2001 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_5MB, 0);
2002 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_11MB, 0);
2003 break;
2004 default:
2005 B43legacy_BUG_ON(1);
2006 }
2007}
2008
2009/* Set the TX-Antenna for management frames sent by firmware. */
2010static void b43legacy_mgmtframe_txantenna(struct b43legacy_wldev *dev,
2011 int antenna)
2012{
2013 u16 ant = 0;
2014 u16 tmp;
2015
2016 switch (antenna) {
2017 case B43legacy_ANTENNA0:
2018 ant |= B43legacy_TX4_PHY_ANT0;
2019 break;
2020 case B43legacy_ANTENNA1:
2021 ant |= B43legacy_TX4_PHY_ANT1;
2022 break;
2023 case B43legacy_ANTENNA_AUTO:
2024 ant |= B43legacy_TX4_PHY_ANTLAST;
2025 break;
2026 default:
2027 B43legacy_BUG_ON(1);
2028 }
2029
2030 /* FIXME We also need to set the other flags of the PHY control
2031 * field somewhere. */
2032
2033 /* For Beacons */
2034 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2035 B43legacy_SHM_SH_BEACPHYCTL);
2036 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2037 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2038 B43legacy_SHM_SH_BEACPHYCTL, tmp);
2039 /* For ACK/CTS */
2040 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2041 B43legacy_SHM_SH_ACKCTSPHYCTL);
2042 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2043 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2044 B43legacy_SHM_SH_ACKCTSPHYCTL, tmp);
2045 /* For Probe Resposes */
2046 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2047 B43legacy_SHM_SH_PRPHYCTL);
2048 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2049 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2050 B43legacy_SHM_SH_PRPHYCTL, tmp);
2051}
2052
2053/* This is the opposite of b43legacy_chip_init() */
2054static void b43legacy_chip_exit(struct b43legacy_wldev *dev)
2055{
93bb7f3a 2056 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 2057 b43legacy_gpio_cleanup(dev);
2058 /* firmware is released later */
2059}
2060
2061/* Initialize the chip
2062 * http://bcm-specs.sipsolutions.net/ChipInit
2063 */
2064static int b43legacy_chip_init(struct b43legacy_wldev *dev)
2065{
2066 struct b43legacy_phy *phy = &dev->phy;
2067 int err;
2068 int tmp;
e78c9d28 2069 u32 value32, macctl;
75388acd
LF		 2070 u16 value16;
2071
e78c9d28
SB		 2072 /* Initialize the MAC control */
2073 macctl = B43legacy_MACCTL_IHR_ENABLED | B43legacy_MACCTL_SHM_ENABLED;
2074 if (dev->phy.gmode)
2075 macctl |= B43legacy_MACCTL_GMODE;
2076 macctl |= B43legacy_MACCTL_INFRA;
2077 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
75388acd
LF		 2078
2079 err = b43legacy_request_firmware(dev);
2080 if (err)
2081 goto out;
2082 err = b43legacy_upload_microcode(dev);
2083 if (err)
2084 goto out; /* firmware is released later */
2085
2086 err = b43legacy_gpio_init(dev);
2087 if (err)
2088 goto out; /* firmware is released later */
ba48f7bb 2089
75388acd
LF		 2090 err = b43legacy_upload_initvals(dev);
2091 if (err)
4ad36d78 2092 goto err_gpio_clean;
75388acd 2093 b43legacy_radio_turn_on(dev);
75388acd
LF		 2094
2095 b43legacy_write16(dev, 0x03E6, 0x0000);
2096 err = b43legacy_phy_init(dev);
2097 if (err)
2098 goto err_radio_off;
2099
2100 /* Select initial Interference Mitigation. */
2101 tmp = phy->interfmode;
2102 phy->interfmode = B43legacy_INTERFMODE_NONE;
2103 b43legacy_radio_set_interference_mitigation(dev, tmp);
2104
2105 b43legacy_phy_set_antenna_diversity(dev);
2106 b43legacy_mgmtframe_txantenna(dev, B43legacy_ANTENNA_DEFAULT);
2107
2108 if (phy->type == B43legacy_PHYTYPE_B) {
2109 value16 = b43legacy_read16(dev, 0x005E);
2110 value16 |= 0x0004;
2111 b43legacy_write16(dev, 0x005E, value16);
2112 }
2113 b43legacy_write32(dev, 0x0100, 0x01000000);
2114 if (dev->dev->id.revision < 5)
2115 b43legacy_write32(dev, 0x010C, 0x01000000);
2116
e78c9d28
SB		 2117 value32 = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2118 value32 &= ~B43legacy_MACCTL_INFRA;
2119 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, value32);
2120 value32 = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2121 value32 |= B43legacy_MACCTL_INFRA;
2122 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, value32);
75388acd 2123
75388acd
LF		 2124 if (b43legacy_using_pio(dev)) {
2125 b43legacy_write32(dev, 0x0210, 0x00000100);
2126 b43legacy_write32(dev, 0x0230, 0x00000100);
2127 b43legacy_write32(dev, 0x0250, 0x00000100);
2128 b43legacy_write32(dev, 0x0270, 0x00000100);
2129 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0034,
2130 0x0000);
2131 }
2132
2133 /* Probe Response Timeout value */
2134 /* FIXME: Default to 0, has to be set by ioctl probably... :-/ */
2135 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0074, 0x0000);
2136
2137 /* Initially set the wireless operation mode. */
2138 b43legacy_adjust_opmode(dev);
2139
2140 if (dev->dev->id.revision < 3) {
2141 b43legacy_write16(dev, 0x060E, 0x0000);
2142 b43legacy_write16(dev, 0x0610, 0x8000);
2143 b43legacy_write16(dev, 0x0604, 0x0000);
2144 b43legacy_write16(dev, 0x0606, 0x0200);
2145 } else {
2146 b43legacy_write32(dev, 0x0188, 0x80000000);
2147 b43legacy_write32(dev, 0x018C, 0x02000000);
2148 }
2149 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON, 0x00004000);
2150 b43legacy_write32(dev, B43legacy_MMIO_DMA0_IRQ_MASK, 0x0001DC00);
2151 b43legacy_write32(dev, B43legacy_MMIO_DMA1_IRQ_MASK, 0x0000DC00);
2152 b43legacy_write32(dev, B43legacy_MMIO_DMA2_IRQ_MASK, 0x0000DC00);
2153 b43legacy_write32(dev, B43legacy_MMIO_DMA3_IRQ_MASK, 0x0001DC00);
2154 b43legacy_write32(dev, B43legacy_MMIO_DMA4_IRQ_MASK, 0x0000DC00);
2155 b43legacy_write32(dev, B43legacy_MMIO_DMA5_IRQ_MASK, 0x0000DC00);
2156
2157 value32 = ssb_read32(dev->dev, SSB_TMSLOW);
2158 value32 |= 0x00100000;
2159 ssb_write32(dev->dev, SSB_TMSLOW, value32);
2160
2161 b43legacy_write16(dev, B43legacy_MMIO_POWERUP_DELAY,
2162 dev->dev->bus->chipco.fast_pwrup_delay);
2163
a293ee99
SB		 2164 /* PHY TX errors counter. */
2165 atomic_set(&phy->txerr_cnt, B43legacy_PHY_TX_BADNESS_LIMIT);
2166
75388acd
LF		 2167 B43legacy_WARN_ON(err != 0);
2168 b43legacydbg(dev->wl, "Chip initialized\n");
2169out:
2170 return err;
2171
2172err_radio_off:
93bb7f3a 2173 b43legacy_radio_turn_off(dev, 1);
4ad36d78 2174err_gpio_clean:
75388acd
LF		 2175 b43legacy_gpio_cleanup(dev);
2176 goto out;
2177}
2178
2179static void b43legacy_periodic_every120sec(struct b43legacy_wldev *dev)
2180{
2181 struct b43legacy_phy *phy = &dev->phy;
2182
2183 if (phy->type != B43legacy_PHYTYPE_G || phy->rev < 2)
2184 return;
2185
2186 b43legacy_mac_suspend(dev);
2187 b43legacy_phy_lo_g_measure(dev);
2188 b43legacy_mac_enable(dev);
2189}
2190
2191static void b43legacy_periodic_every60sec(struct b43legacy_wldev *dev)
2192{
2193 b43legacy_phy_lo_mark_all_unused(dev);
7797aa38 2194 if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_RSSI) {
75388acd
LF		 2195 b43legacy_mac_suspend(dev);
2196 b43legacy_calc_nrssi_slope(dev);
2197 b43legacy_mac_enable(dev);
2198 }
2199}
2200
2201static void b43legacy_periodic_every30sec(struct b43legacy_wldev *dev)
2202{
2203 /* Update device statistics. */
2204 b43legacy_calculate_link_quality(dev);
2205}
2206
2207static void b43legacy_periodic_every15sec(struct b43legacy_wldev *dev)
2208{
2209 b43legacy_phy_xmitpower(dev); /* FIXME: unless scanning? */
a293ee99
SB		 2210
2211 atomic_set(&dev->phy.txerr_cnt, B43legacy_PHY_TX_BADNESS_LIMIT);
2212 wmb();
75388acd
LF		 2213}
2214
75388acd
LF		 2215static void do_periodic_work(struct b43legacy_wldev *dev)
2216{
2217 unsigned int state;
2218
2219 state = dev->periodic_state;
6be50837 2220 if (state % 8 == 0)
75388acd 2221 b43legacy_periodic_every120sec(dev);
6be50837 2222 if (state % 4 == 0)
75388acd 2223 b43legacy_periodic_every60sec(dev);
6be50837 2224 if (state % 2 == 0)
75388acd 2225 b43legacy_periodic_every30sec(dev);
6be50837 2226 b43legacy_periodic_every15sec(dev);
75388acd
LF		 2227}
2228
f34eb692
LF		 2229/* Periodic work locking policy:
2230 * The whole periodic work handler is protected by
2231 * wl->mutex. If another lock is needed somewhere in the
2232 * pwork callchain, it's aquired in-place, where it's needed.
75388acd 2233 */
75388acd
LF		 2234static void b43legacy_periodic_work_handler(struct work_struct *work)
2235{
f34eb692
LF		 2236 struct b43legacy_wldev *dev = container_of(work, struct b43legacy_wldev,
2237 periodic_work.work);
2238 struct b43legacy_wl *wl = dev->wl;
75388acd 2239 unsigned long delay;
75388acd 2240
f34eb692 2241 mutex_lock(&wl->mutex);
75388acd
LF		 2242
2243 if (unlikely(b43legacy_status(dev) != B43legacy_STAT_STARTED))
2244 goto out;
2245 if (b43legacy_debug(dev, B43legacy_DBG_PWORK_STOP))
2246 goto out_requeue;
2247
f34eb692 2248 do_periodic_work(dev);
75388acd 2249
75388acd
LF		 2250 dev->periodic_state++;
2251out_requeue:
2252 if (b43legacy_debug(dev, B43legacy_DBG_PWORK_FAST))
2253 delay = msecs_to_jiffies(50);
2254 else
6be50837 2255 delay = round_jiffies_relative(HZ * 15);
f34eb692 2256 queue_delayed_work(wl->hw->workqueue, &dev->periodic_work, delay);
75388acd 2257out:
f34eb692 2258 mutex_unlock(&wl->mutex);
75388acd
LF		 2259}
2260
2261static void b43legacy_periodic_tasks_setup(struct b43legacy_wldev *dev)
2262{
2263 struct delayed_work *work = &dev->periodic_work;
2264
2265 dev->periodic_state = 0;
2266 INIT_DELAYED_WORK(work, b43legacy_periodic_work_handler);
2267 queue_delayed_work(dev->wl->hw->workqueue, work, 0);
2268}
2269
2270/* Validate access to the chip (SHM) */
2271static int b43legacy_validate_chipaccess(struct b43legacy_wldev *dev)
2272{
2273 u32 value;
2274 u32 shm_backup;
2275
2276 shm_backup = b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0);
2277 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, 0xAA5555AA);
2278 if (b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0) !=
2279 0xAA5555AA)
2280 goto error;
2281 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, 0x55AAAA55);
2282 if (b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0) !=
2283 0x55AAAA55)
2284 goto error;
2285 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, shm_backup);
2286
2287 value = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2288 if ((value | B43legacy_MACCTL_GMODE) !=
2289 (B43legacy_MACCTL_GMODE | B43legacy_MACCTL_IHR_ENABLED))
2290 goto error;
2291
2292 value = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
2293 if (value)
2294 goto error;
2295
2296 return 0;
2297error:
2298 b43legacyerr(dev->wl, "Failed to validate the chipaccess\n");
2299 return -ENODEV;
2300}
2301
2302static void b43legacy_security_init(struct b43legacy_wldev *dev)
2303{
2304 dev->max_nr_keys = (dev->dev->id.revision >= 5) ? 58 : 20;
2305 B43legacy_WARN_ON(dev->max_nr_keys > ARRAY_SIZE(dev->key));
2306 dev->ktp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2307 0x0056);
2308 /* KTP is a word address, but we address SHM bytewise.
2309 * So multiply by two.
2310 */
2311 dev->ktp *= 2;
2312 if (dev->dev->id.revision >= 5)
2313 /* Number of RCMTA address slots */
2314 b43legacy_write16(dev, B43legacy_MMIO_RCMTA_COUNT,
2315 dev->max_nr_keys - 8);
2316}
2317
2318static int b43legacy_rng_read(struct hwrng *rng, u32 *data)
2319{
2320 struct b43legacy_wl *wl = (struct b43legacy_wl *)rng->priv;
2321 unsigned long flags;
2322
2323 /* Don't take wl->mutex here, as it could deadlock with
2324 * hwrng internal locking. It's not needed to take
2325 * wl->mutex here, anyway. */
2326
2327 spin_lock_irqsave(&wl->irq_lock, flags);
2328 *data = b43legacy_read16(wl->current_dev, B43legacy_MMIO_RNG);
2329 spin_unlock_irqrestore(&wl->irq_lock, flags);
2330
2331 return (sizeof(u16));
2332}
2333
2334static void b43legacy_rng_exit(struct b43legacy_wl *wl)
2335{
2336 if (wl->rng_initialized)
2337 hwrng_unregister(&wl->rng);
2338}
2339
2340static int b43legacy_rng_init(struct b43legacy_wl *wl)
2341{
2342 int err;
2343
2344 snprintf(wl->rng_name, ARRAY_SIZE(wl->rng_name),
2345 "%s_%s", KBUILD_MODNAME, wiphy_name(wl->hw->wiphy));
2346 wl->rng.name = wl->rng_name;
2347 wl->rng.data_read = b43legacy_rng_read;
2348 wl->rng.priv = (unsigned long)wl;
2349 wl->rng_initialized = 1;
2350 err = hwrng_register(&wl->rng);
2351 if (err) {
2352 wl->rng_initialized = 0;
2353 b43legacyerr(wl, "Failed to register the random "
2354 "number generator (%d)\n", err);
2355 }
2356
2357 return err;
2358}
2359
33a3dc93
SB		 2360static int b43legacy_op_tx(struct ieee80211_hw *hw,
2361 struct sk_buff *skb,
2362 struct ieee80211_tx_control *ctl)
75388acd
LF		 2363{
2364 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2365 struct b43legacy_wldev *dev = wl->current_dev;
2366 int err = -ENODEV;
2367 unsigned long flags;
2368
2369 if (unlikely(!dev))
2370 goto out;
2371 if (unlikely(b43legacy_status(dev) < B43legacy_STAT_STARTED))
2372 goto out;
2373 /* DMA-TX is done without a global lock. */
2374 if (b43legacy_using_pio(dev)) {
2375 spin_lock_irqsave(&wl->irq_lock, flags);
2376 err = b43legacy_pio_tx(dev, skb, ctl);
2377 spin_unlock_irqrestore(&wl->irq_lock, flags);
2378 } else
2379 err = b43legacy_dma_tx(dev, skb, ctl);
2380out:
2381 if (unlikely(err))
2382 return NETDEV_TX_BUSY;
2383 return NETDEV_TX_OK;
2384}
2385
e100bb64 2386static int b43legacy_op_conf_tx(struct ieee80211_hw *hw, u16 queue,
33a3dc93 2387 const struct ieee80211_tx_queue_params *params)
75388acd
LF		 2388{
2389 return 0;
2390}
2391
33a3dc93
SB		 2392static int b43legacy_op_get_tx_stats(struct ieee80211_hw *hw,
2393 struct ieee80211_tx_queue_stats *stats)
75388acd
LF		 2394{
2395 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2396 struct b43legacy_wldev *dev = wl->current_dev;
2397 unsigned long flags;
2398 int err = -ENODEV;
2399
2400 if (!dev)
2401 goto out;
2402 spin_lock_irqsave(&wl->irq_lock, flags);
2403 if (likely(b43legacy_status(dev) >= B43legacy_STAT_STARTED)) {
2404 if (b43legacy_using_pio(dev))
2405 b43legacy_pio_get_tx_stats(dev, stats);
2406 else
2407 b43legacy_dma_get_tx_stats(dev, stats);
2408 err = 0;
2409 }
2410 spin_unlock_irqrestore(&wl->irq_lock, flags);
2411out:
2412 return err;
2413}
2414
33a3dc93
SB		 2415static int b43legacy_op_get_stats(struct ieee80211_hw *hw,
2416 struct ieee80211_low_level_stats *stats)
75388acd
LF		 2417{
2418 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2419 unsigned long flags;
2420
2421 spin_lock_irqsave(&wl->irq_lock, flags);
2422 memcpy(stats, &wl->ieee_stats, sizeof(*stats));
2423 spin_unlock_irqrestore(&wl->irq_lock, flags);
2424
2425 return 0;
2426}
2427
2428static const char *phymode_to_string(unsigned int phymode)
2429{
2430 switch (phymode) {
2431 case B43legacy_PHYMODE_B:
2432 return "B";
2433 case B43legacy_PHYMODE_G:
2434 return "G";
2435 default:
2436 B43legacy_BUG_ON(1);
2437 }
2438 return "";
2439}
2440
2441static int find_wldev_for_phymode(struct b43legacy_wl *wl,
2442 unsigned int phymode,
2443 struct b43legacy_wldev **dev,
2444 bool *gmode)
2445{
2446 struct b43legacy_wldev *d;
2447
2448 list_for_each_entry(d, &wl->devlist, list) {
2449 if (d->phy.possible_phymodes & phymode) {
2450 /* Ok, this device supports the PHY-mode.
2451 * Set the gmode bit. */
2452 *gmode = 1;
2453 *dev = d;
2454
2455 return 0;
2456 }
2457 }
2458
2459 return -ESRCH;
2460}
2461
2462static void b43legacy_put_phy_into_reset(struct b43legacy_wldev *dev)
2463{
2464 struct ssb_device *sdev = dev->dev;
2465 u32 tmslow;
2466
2467 tmslow = ssb_read32(sdev, SSB_TMSLOW);
2468 tmslow &= ~B43legacy_TMSLOW_GMODE;
2469 tmslow |= B43legacy_TMSLOW_PHYRESET;
2470 tmslow |= SSB_TMSLOW_FGC;
2471 ssb_write32(sdev, SSB_TMSLOW, tmslow);
2472 msleep(1);
2473
2474 tmslow = ssb_read32(sdev, SSB_TMSLOW);
2475 tmslow &= ~SSB_TMSLOW_FGC;
2476 tmslow |= B43legacy_TMSLOW_PHYRESET;
2477 ssb_write32(sdev, SSB_TMSLOW, tmslow);
2478 msleep(1);
2479}
2480
2481/* Expects wl->mutex locked */
2482static int b43legacy_switch_phymode(struct b43legacy_wl *wl,
2483 unsigned int new_mode)
2484{
2485 struct b43legacy_wldev *up_dev;
2486 struct b43legacy_wldev *down_dev;
2487 int err;
2488 bool gmode = 0;
2489 int prev_status;
2490
2491 err = find_wldev_for_phymode(wl, new_mode, &up_dev, &gmode);
2492 if (err) {
2493 b43legacyerr(wl, "Could not find a device for %s-PHY mode\n",
2494 phymode_to_string(new_mode));
2495 return err;
2496 }
2497 if ((up_dev == wl->current_dev) &&
2498 (!!wl->current_dev->phy.gmode == !!gmode))
2499 /* This device is already running. */
2500 return 0;
2501 b43legacydbg(wl, "Reconfiguring PHYmode to %s-PHY\n",
2502 phymode_to_string(new_mode));
2503 down_dev = wl->current_dev;
2504
2505 prev_status = b43legacy_status(down_dev);
2506 /* Shutdown the currently running core. */
2507 if (prev_status >= B43legacy_STAT_STARTED)
2508 b43legacy_wireless_core_stop(down_dev);
2509 if (prev_status >= B43legacy_STAT_INITIALIZED)
2510 b43legacy_wireless_core_exit(down_dev);
2511
2512 if (down_dev != up_dev)
2513 /* We switch to a different core, so we put PHY into
2514 * RESET on the old core. */
2515 b43legacy_put_phy_into_reset(down_dev);
2516
2517 /* Now start the new core. */
2518 up_dev->phy.gmode = gmode;
2519 if (prev_status >= B43legacy_STAT_INITIALIZED) {
2520 err = b43legacy_wireless_core_init(up_dev);
2521 if (err) {
2522 b43legacyerr(wl, "Fatal: Could not initialize device"
2523 " for newly selected %s-PHY mode\n",
2524 phymode_to_string(new_mode));
2525 goto init_failure;
2526 }
2527 }
2528 if (prev_status >= B43legacy_STAT_STARTED) {
2529 err = b43legacy_wireless_core_start(up_dev);
2530 if (err) {
2531 b43legacyerr(wl, "Fatal: Coult not start device for "
2532 "newly selected %s-PHY mode\n",
2533 phymode_to_string(new_mode));
2534 b43legacy_wireless_core_exit(up_dev);
2535 goto init_failure;
2536 }
2537 }
2538 B43legacy_WARN_ON(b43legacy_status(up_dev) != prev_status);
2539
2540 b43legacy_shm_write32(up_dev, B43legacy_SHM_SHARED, 0x003E, 0);
2541
2542 wl->current_dev = up_dev;
2543
2544 return 0;
2545init_failure:
2546 /* Whoops, failed to init the new core. No core is operating now. */
2547 wl->current_dev = NULL;
2548 return err;
2549}
2550
2551static int b43legacy_antenna_from_ieee80211(u8 antenna)
2552{
2553 switch (antenna) {
2554 case 0: /* default/diversity */
2555 return B43legacy_ANTENNA_DEFAULT;
2556 case 1: /* Antenna 0 */
2557 return B43legacy_ANTENNA0;
2558 case 2: /* Antenna 1 */
2559 return B43legacy_ANTENNA1;
2560 default:
2561 return B43legacy_ANTENNA_DEFAULT;
2562 }
2563}
2564
33a3dc93
SB		 2565static int b43legacy_op_dev_config(struct ieee80211_hw *hw,
2566 struct ieee80211_conf *conf)
75388acd
LF		 2567{
2568 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2569 struct b43legacy_wldev *dev;
2570 struct b43legacy_phy *phy;
2571 unsigned long flags;
2572 unsigned int new_phymode = 0xFFFF;
2573 int antenna_tx;
2574 int antenna_rx;
2575 int err = 0;
2576 u32 savedirqs;
2577
2578 antenna_tx = b43legacy_antenna_from_ieee80211(conf->antenna_sel_tx);
2579 antenna_rx = b43legacy_antenna_from_ieee80211(conf->antenna_sel_rx);
2580
2581 mutex_lock(&wl->mutex);
8318d78a
JB		 2582 dev = wl->current_dev;
2583 phy = &dev->phy;
75388acd
LF		 2584
2585 /* Switch the PHY mode (if necessary). */
8318d78a
JB		 2586 switch (conf->channel->band) {
2587 case IEEE80211_BAND_2GHZ:
2588 if (phy->type == B43legacy_PHYTYPE_B)
2589 new_phymode = B43legacy_PHYMODE_B;
2590 else
2591 new_phymode = B43legacy_PHYMODE_G;
75388acd
LF		 2592 break;
2593 default:
2594 B43legacy_WARN_ON(1);
2595 }
2596 err = b43legacy_switch_phymode(wl, new_phymode);
2597 if (err)
2598 goto out_unlock_mutex;
75388acd
LF		 2599
2600 /* Disable IRQs while reconfiguring the device.
2601 * This makes it possible to drop the spinlock throughout
2602 * the reconfiguration process. */
2603 spin_lock_irqsave(&wl->irq_lock, flags);
2604 if (b43legacy_status(dev) < B43legacy_STAT_STARTED) {
2605 spin_unlock_irqrestore(&wl->irq_lock, flags);
2606 goto out_unlock_mutex;
2607 }
2608 savedirqs = b43legacy_interrupt_disable(dev, B43legacy_IRQ_ALL);
2609 spin_unlock_irqrestore(&wl->irq_lock, flags);
2610 b43legacy_synchronize_irq(dev);
2611
2612 /* Switch to the requested channel.
2613 * The firmware takes care of races with the TX handler. */
8318d78a
JB		 2614 if (conf->channel->hw_value != phy->channel)
2615 b43legacy_radio_selectchannel(dev, conf->channel->hw_value, 0);
75388acd
LF		 2616
2617 /* Enable/Disable ShortSlot timing. */
2618 if ((!!(conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME))
2619 != dev->short_slot) {
2620 B43legacy_WARN_ON(phy->type != B43legacy_PHYTYPE_G);
2621 if (conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME)
2622 b43legacy_short_slot_timing_enable(dev);
2623 else
2624 b43legacy_short_slot_timing_disable(dev);
2625 }
2626
5be3bda8
JB		 2627 dev->wl->radiotap_enabled = !!(conf->flags & IEEE80211_CONF_RADIOTAP);
2628
75388acd
LF		 2629 /* Adjust the desired TX power level. */
2630 if (conf->power_level != 0) {
2631 if (conf->power_level != phy->power_level) {
2632 phy->power_level = conf->power_level;
2633 b43legacy_phy_xmitpower(dev);
2634 }
2635 }
2636
2637 /* Antennas for RX and management frame TX. */
2638 b43legacy_mgmtframe_txantenna(dev, antenna_tx);
2639
2640 /* Update templates for AP mode. */
2641 if (b43legacy_is_mode(wl, IEEE80211_IF_TYPE_AP))
2642 b43legacy_set_beacon_int(dev, conf->beacon_int);
2643
2644
42a9174f
LF		 2645 if (!!conf->radio_enabled != phy->radio_on) {
2646 if (conf->radio_enabled) {
2647 b43legacy_radio_turn_on(dev);
2648 b43legacyinfo(dev->wl, "Radio turned on by software\n");
2649 if (!dev->radio_hw_enable)
2650 b43legacyinfo(dev->wl, "The hardware RF-kill"
2651 " button still turns the radio"
2652 " physically off. Press the"
2653 " button to turn it on.\n");
2654 } else {
93bb7f3a 2655 b43legacy_radio_turn_off(dev, 0);
42a9174f
LF		 2656 b43legacyinfo(dev->wl, "Radio turned off by"
2657 " software\n");
2658 }
2659 }
2660
75388acd
LF		 2661 spin_lock_irqsave(&wl->irq_lock, flags);
2662 b43legacy_interrupt_enable(dev, savedirqs);
2663 mmiowb();
2664 spin_unlock_irqrestore(&wl->irq_lock, flags);
2665out_unlock_mutex:
2666 mutex_unlock(&wl->mutex);
2667
2668 return err;
2669}
2670
33a3dc93
SB		 2671static void b43legacy_op_configure_filter(struct ieee80211_hw *hw,
2672 unsigned int changed,
2673 unsigned int *fflags,
2674 int mc_count,
2675 struct dev_addr_list *mc_list)
75388acd
LF		 2676{
2677 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2678 struct b43legacy_wldev *dev = wl->current_dev;
2679 unsigned long flags;
2680
4150c572
JB		 2681 if (!dev) {
2682 *fflags = 0;
75388acd 2683 return;
75388acd 2684 }
4150c572
JB		 2685
2686 spin_lock_irqsave(&wl->irq_lock, flags);
2687 *fflags &= FIF_PROMISC_IN_BSS |
2688 FIF_ALLMULTI |
2689 FIF_FCSFAIL |
2690 FIF_PLCPFAIL |
2691 FIF_CONTROL |
2692 FIF_OTHER_BSS |
2693 FIF_BCN_PRBRESP_PROMISC;
2694
2695 changed &= FIF_PROMISC_IN_BSS |
2696 FIF_ALLMULTI |
2697 FIF_FCSFAIL |
2698 FIF_PLCPFAIL |
2699 FIF_CONTROL |
2700 FIF_OTHER_BSS |
2701 FIF_BCN_PRBRESP_PROMISC;
2702
2703 wl->filter_flags = *fflags;
2704
2705 if (changed && b43legacy_status(dev) >= B43legacy_STAT_INITIALIZED)
2706 b43legacy_adjust_opmode(dev);
75388acd
LF		 2707 spin_unlock_irqrestore(&wl->irq_lock, flags);
2708}
2709
33a3dc93 2710static int b43legacy_op_config_interface(struct ieee80211_hw *hw,
32bfd35d 2711 struct ieee80211_vif *vif,
33a3dc93 2712 struct ieee80211_if_conf *conf)
75388acd
LF		 2713{
2714 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2715 struct b43legacy_wldev *dev = wl->current_dev;
2716 unsigned long flags;
2717
2718 if (!dev)
2719 return -ENODEV;
2720 mutex_lock(&wl->mutex);
2721 spin_lock_irqsave(&wl->irq_lock, flags);
32bfd35d 2722 B43legacy_WARN_ON(wl->vif != vif);
4150c572
JB		 2723 if (conf->bssid)
2724 memcpy(wl->bssid, conf->bssid, ETH_ALEN);
2725 else
2726 memset(wl->bssid, 0, ETH_ALEN);
2727 if (b43legacy_status(dev) >= B43legacy_STAT_INITIALIZED) {
2728 if (b43legacy_is_mode(wl, IEEE80211_IF_TYPE_AP)) {
2729 B43legacy_WARN_ON(conf->type != IEEE80211_IF_TYPE_AP);
2730 b43legacy_set_ssid(dev, conf->ssid, conf->ssid_len);
2731 if (conf->beacon)
a297170d 2732 b43legacy_update_templates(wl, conf->beacon);
75388acd 2733 }
4150c572 2734 b43legacy_write_mac_bssid_templates(dev);
75388acd
LF		 2735 }
2736 spin_unlock_irqrestore(&wl->irq_lock, flags);
2737 mutex_unlock(&wl->mutex);
2738
2739 return 0;
2740}
2741
2742/* Locking: wl->mutex */
2743static void b43legacy_wireless_core_stop(struct b43legacy_wldev *dev)
2744{
2745 struct b43legacy_wl *wl = dev->wl;
2746 unsigned long flags;
2747
2748 if (b43legacy_status(dev) < B43legacy_STAT_STARTED)
2749 return;
440cb58a
SB		 2750
2751 /* Disable and sync interrupts. We must do this before than
2752 * setting the status to INITIALIZED, as the interrupt handler
2753 * won't care about IRQs then. */
2754 spin_lock_irqsave(&wl->irq_lock, flags);
2755 dev->irq_savedstate = b43legacy_interrupt_disable(dev,
2756 B43legacy_IRQ_ALL);
2757 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK); /* flush */
2758 spin_unlock_irqrestore(&wl->irq_lock, flags);
2759 b43legacy_synchronize_irq(dev);
2760
75388acd
LF		 2761 b43legacy_set_status(dev, B43legacy_STAT_INITIALIZED);
2762
2763 mutex_unlock(&wl->mutex);
2764 /* Must unlock as it would otherwise deadlock. No races here.
2765 * Cancel the possibly running self-rearming periodic work. */
2766 cancel_delayed_work_sync(&dev->periodic_work);
2767 mutex_lock(&wl->mutex);
2768
2769 ieee80211_stop_queues(wl->hw); /* FIXME this could cause a deadlock */
2770
75388acd
LF		 2771 b43legacy_mac_suspend(dev);
2772 free_irq(dev->dev->irq, dev);
2773 b43legacydbg(wl, "Wireless interface stopped\n");
2774}
2775
2776/* Locking: wl->mutex */
2777static int b43legacy_wireless_core_start(struct b43legacy_wldev *dev)
2778{
2779 int err;
2780
2781 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_INITIALIZED);
2782
2783 drain_txstatus_queue(dev);
2784 err = request_irq(dev->dev->irq, b43legacy_interrupt_handler,
2785 IRQF_SHARED, KBUILD_MODNAME, dev);
2786 if (err) {
2787 b43legacyerr(dev->wl, "Cannot request IRQ-%d\n",
2788 dev->dev->irq);
2789 goto out;
2790 }
2791 /* We are ready to run. */
2792 b43legacy_set_status(dev, B43legacy_STAT_STARTED);
2793
2794 /* Start data flow (TX/RX) */
2795 b43legacy_mac_enable(dev);
2796 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
75388acd
LF		 2797
2798 /* Start maintenance work */
2799 b43legacy_periodic_tasks_setup(dev);
2800
2801 b43legacydbg(dev->wl, "Wireless interface started\n");
2802out:
2803 return err;
2804}
2805
2806/* Get PHY and RADIO versioning numbers */
2807static int b43legacy_phy_versioning(struct b43legacy_wldev *dev)
2808{
2809 struct b43legacy_phy *phy = &dev->phy;
2810 u32 tmp;
2811 u8 analog_type;
2812 u8 phy_type;
2813 u8 phy_rev;
2814 u16 radio_manuf;
2815 u16 radio_ver;
2816 u16 radio_rev;
2817 int unsupported = 0;
2818
2819 /* Get PHY versioning */
2820 tmp = b43legacy_read16(dev, B43legacy_MMIO_PHY_VER);
2821 analog_type = (tmp & B43legacy_PHYVER_ANALOG)
2822 >> B43legacy_PHYVER_ANALOG_SHIFT;
2823 phy_type = (tmp & B43legacy_PHYVER_TYPE) >> B43legacy_PHYVER_TYPE_SHIFT;
2824 phy_rev = (tmp & B43legacy_PHYVER_VERSION);
2825 switch (phy_type) {
2826 case B43legacy_PHYTYPE_B:
2827 if (phy_rev != 2 && phy_rev != 4
2828 && phy_rev != 6 && phy_rev != 7)
2829 unsupported = 1;
2830 break;
2831 case B43legacy_PHYTYPE_G:
2832 if (phy_rev > 8)
2833 unsupported = 1;
2834 break;
2835 default:
2836 unsupported = 1;
2837 };
2838 if (unsupported) {
2839 b43legacyerr(dev->wl, "FOUND UNSUPPORTED PHY "
2840 "(Analog %u, Type %u, Revision %u)\n",
2841 analog_type, phy_type, phy_rev);
2842 return -EOPNOTSUPP;
2843 }
2844 b43legacydbg(dev->wl, "Found PHY: Analog %u, Type %u, Revision %u\n",
2845 analog_type, phy_type, phy_rev);
2846
2847
2848 /* Get RADIO versioning */
2849 if (dev->dev->bus->chip_id == 0x4317) {
2850 if (dev->dev->bus->chip_rev == 0)
2851 tmp = 0x3205017F;
2852 else if (dev->dev->bus->chip_rev == 1)
2853 tmp = 0x4205017F;
2854 else
2855 tmp = 0x5205017F;
2856 } else {
2857 b43legacy_write16(dev, B43legacy_MMIO_RADIO_CONTROL,
2858 B43legacy_RADIOCTL_ID);
2859 tmp = b43legacy_read16(dev, B43legacy_MMIO_RADIO_DATA_HIGH);
2860 tmp <<= 16;
2861 b43legacy_write16(dev, B43legacy_MMIO_RADIO_CONTROL,
2862 B43legacy_RADIOCTL_ID);
2863 tmp |= b43legacy_read16(dev, B43legacy_MMIO_RADIO_DATA_LOW);
2864 }
2865 radio_manuf = (tmp & 0x00000FFF);
2866 radio_ver = (tmp & 0x0FFFF000) >> 12;
2867 radio_rev = (tmp & 0xF0000000) >> 28;
2868 switch (phy_type) {
2869 case B43legacy_PHYTYPE_B:
2870 if ((radio_ver & 0xFFF0) != 0x2050)
2871 unsupported = 1;
2872 break;
2873 case B43legacy_PHYTYPE_G:
2874 if (radio_ver != 0x2050)
2875 unsupported = 1;
2876 break;
2877 default:
2878 B43legacy_BUG_ON(1);
2879 }
2880 if (unsupported) {
2881 b43legacyerr(dev->wl, "FOUND UNSUPPORTED RADIO "
2882 "(Manuf 0x%X, Version 0x%X, Revision %u)\n",
2883 radio_manuf, radio_ver, radio_rev);
2884 return -EOPNOTSUPP;
2885 }
2886 b43legacydbg(dev->wl, "Found Radio: Manuf 0x%X, Version 0x%X,"
2887 " Revision %u\n", radio_manuf, radio_ver, radio_rev);
2888
2889
2890 phy->radio_manuf = radio_manuf;
2891 phy->radio_ver = radio_ver;
2892 phy->radio_rev = radio_rev;
2893
2894 phy->analog = analog_type;
2895 phy->type = phy_type;
2896 phy->rev = phy_rev;
2897
2898 return 0;
2899}
2900
2901static void setup_struct_phy_for_init(struct b43legacy_wldev *dev,
2902 struct b43legacy_phy *phy)
2903{
2904 struct b43legacy_lopair *lo;
2905 int i;
2906
2907 memset(phy->minlowsig, 0xFF, sizeof(phy->minlowsig));
2908 memset(phy->minlowsigpos, 0, sizeof(phy->minlowsigpos));
2909
1065de15
LF		 2910 /* Assume the radio is enabled. If it's not enabled, the state will
2911 * immediately get fixed on the first periodic work run. */
2912 dev->radio_hw_enable = 1;
75388acd
LF		 2913
2914 phy->savedpctlreg = 0xFFFF;
2915 phy->aci_enable = 0;
2916 phy->aci_wlan_automatic = 0;
2917 phy->aci_hw_rssi = 0;
2918
2919 lo = phy->_lo_pairs;
2920 if (lo)
2921 memset(lo, 0, sizeof(struct b43legacy_lopair) *
2922 B43legacy_LO_COUNT);
2923 phy->max_lb_gain = 0;
2924 phy->trsw_rx_gain = 0;
2925
2926 /* Set default attenuation values. */
2927 phy->bbatt = b43legacy_default_baseband_attenuation(dev);
2928 phy->rfatt = b43legacy_default_radio_attenuation(dev);
2929 phy->txctl1 = b43legacy_default_txctl1(dev);
2930 phy->txpwr_offset = 0;
2931
2932 /* NRSSI */
2933 phy->nrssislope = 0;
2934 for (i = 0; i < ARRAY_SIZE(phy->nrssi); i++)
2935 phy->nrssi[i] = -1000;
2936 for (i = 0; i < ARRAY_SIZE(phy->nrssi_lt); i++)
2937 phy->nrssi_lt[i] = i;
2938
2939 phy->lofcal = 0xFFFF;
2940 phy->initval = 0xFFFF;
2941
75388acd
LF		 2942 phy->interfmode = B43legacy_INTERFMODE_NONE;
2943 phy->channel = 0xFF;
2944}
2945
2946static void setup_struct_wldev_for_init(struct b43legacy_wldev *dev)
2947{
2948 /* Flags */
eed0fd21 2949 dev->dfq_valid = 0;
75388acd
LF		 2950
2951 /* Stats */
2952 memset(&dev->stats, 0, sizeof(dev->stats));
2953
2954 setup_struct_phy_for_init(dev, &dev->phy);
2955
2956 /* IRQ related flags */
2957 dev->irq_reason = 0;
2958 memset(dev->dma_reason, 0, sizeof(dev->dma_reason));
2959 dev->irq_savedstate = B43legacy_IRQ_MASKTEMPLATE;
2960
2961 dev->mac_suspended = 1;
2962
2963 /* Noise calculation context */
2964 memset(&dev->noisecalc, 0, sizeof(dev->noisecalc));
2965}
2966
2967static void b43legacy_imcfglo_timeouts_workaround(struct b43legacy_wldev *dev)
2968{
2969#ifdef CONFIG_SSB_DRIVER_PCICORE
2970 struct ssb_bus *bus = dev->dev->bus;
2971 u32 tmp;
2972
2973 if (bus->pcicore.dev &&
2974 bus->pcicore.dev->id.coreid == SSB_DEV_PCI &&
2975 bus->pcicore.dev->id.revision <= 5) {
2976 /* IMCFGLO timeouts workaround. */
2977 tmp = ssb_read32(dev->dev, SSB_IMCFGLO);
2978 tmp &= ~SSB_IMCFGLO_REQTO;
2979 tmp &= ~SSB_IMCFGLO_SERTO;
2980 switch (bus->bustype) {
2981 case SSB_BUSTYPE_PCI:
2982 case SSB_BUSTYPE_PCMCIA:
2983 tmp |= 0x32;
2984 break;
2985 case SSB_BUSTYPE_SSB:
2986 tmp |= 0x53;
2987 break;
2988 }
2989 ssb_write32(dev->dev, SSB_IMCFGLO, tmp);
2990 }
2991#endif /* CONFIG_SSB_DRIVER_PCICORE */
2992}
2993
0a6e1bee
SB		 2994/* Write the short and long frame retry limit values. */
2995static void b43legacy_set_retry_limits(struct b43legacy_wldev *dev,
2996 unsigned int short_retry,
2997 unsigned int long_retry)
2998{
2999 /* The retry limit is a 4-bit counter. Enforce this to avoid overflowing
3000 * the chip-internal counter. */
3001 short_retry = min(short_retry, (unsigned int)0xF);
3002 long_retry = min(long_retry, (unsigned int)0xF);
3003
3004 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, 0x0006, short_retry);
3005 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, 0x0007, long_retry);
3006}
3007
3e2c40ef
SB		 3008static void b43legacy_set_synth_pu_delay(struct b43legacy_wldev *dev,
3009 bool idle) {
3010 u16 pu_delay = 1050;
3011
3012 if (b43legacy_is_mode(dev->wl, IEEE80211_IF_TYPE_IBSS) || idle)
3013 pu_delay = 500;
3014 if ((dev->phy.radio_ver == 0x2050) && (dev->phy.radio_rev == 8))
3015 pu_delay = max(pu_delay, (u16)2400);
3016
3017 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3018 B43legacy_SHM_SH_SPUWKUP, pu_delay);
3019}
3020
3021/* Set the TSF CFP pre-TargetBeaconTransmissionTime. */
3022static void b43legacy_set_pretbtt(struct b43legacy_wldev *dev)
3023{
3024 u16 pretbtt;
3025
3026 /* The time value is in microseconds. */
3027 if (b43legacy_is_mode(dev->wl, IEEE80211_IF_TYPE_IBSS))
3028 pretbtt = 2;
3029 else
3030 pretbtt = 250;
3031 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3032 B43legacy_SHM_SH_PRETBTT, pretbtt);
3033 b43legacy_write16(dev, B43legacy_MMIO_TSF_CFP_PRETBTT, pretbtt);
3034}
3035
75388acd
LF		 3036/* Shutdown a wireless core */
3037/* Locking: wl->mutex */
3038static void b43legacy_wireless_core_exit(struct b43legacy_wldev *dev)
3039{
3040 struct b43legacy_wl *wl = dev->wl;
3041 struct b43legacy_phy *phy = &dev->phy;
e78c9d28 3042 u32 macctl;
75388acd
LF		 3043
3044 B43legacy_WARN_ON(b43legacy_status(dev) > B43legacy_STAT_INITIALIZED);
3045 if (b43legacy_status(dev) != B43legacy_STAT_INITIALIZED)
3046 return;
3047 b43legacy_set_status(dev, B43legacy_STAT_UNINIT);
3048
e78c9d28
SB		 3049 /* Stop the microcode PSM. */
3050 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
3051 macctl &= ~B43legacy_MACCTL_PSM_RUN;
3052 macctl |= B43legacy_MACCTL_PSM_JMP0;
3053 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
3054
75388acd
LF		 3055 mutex_unlock(&wl->mutex);
3056 /* Must unlock as it would otherwise deadlock. No races here.
3057 * Cancel possibly pending workqueues. */
3058 cancel_work_sync(&dev->restart_work);
3059 mutex_lock(&wl->mutex);
3060
4ad36d78 3061 b43legacy_leds_exit(dev);
75388acd
LF		 3062 b43legacy_rng_exit(dev->wl);
3063 b43legacy_pio_free(dev);
3064 b43legacy_dma_free(dev);
3065 b43legacy_chip_exit(dev);
93bb7f3a 3066 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 3067 b43legacy_switch_analog(dev, 0);
3068 if (phy->dyn_tssi_tbl)
3069 kfree(phy->tssi2dbm);
3070 kfree(phy->lo_control);
3071 phy->lo_control = NULL;
a297170d
SB		 3072 if (dev->wl->current_beacon) {
3073 dev_kfree_skb_any(dev->wl->current_beacon);
3074 dev->wl->current_beacon = NULL;
3075 }
3076
75388acd
LF		 3077 ssb_device_disable(dev->dev, 0);
3078 ssb_bus_may_powerdown(dev->dev->bus);
3079}
3080
3081static void prepare_phy_data_for_init(struct b43legacy_wldev *dev)
3082{
3083 struct b43legacy_phy *phy = &dev->phy;
3084 int i;
3085
3086 /* Set default attenuation values. */
3087 phy->bbatt = b43legacy_default_baseband_attenuation(dev);
3088 phy->rfatt = b43legacy_default_radio_attenuation(dev);
3089 phy->txctl1 = b43legacy_default_txctl1(dev);
3090 phy->txctl2 = 0xFFFF;
3091 phy->txpwr_offset = 0;
3092
3093 /* NRSSI */
3094 phy->nrssislope = 0;
3095 for (i = 0; i < ARRAY_SIZE(phy->nrssi); i++)
3096 phy->nrssi[i] = -1000;
3097 for (i = 0; i < ARRAY_SIZE(phy->nrssi_lt); i++)
3098 phy->nrssi_lt[i] = i;
3099
3100 phy->lofcal = 0xFFFF;
3101 phy->initval = 0xFFFF;
3102
3103 phy->aci_enable = 0;
3104 phy->aci_wlan_automatic = 0;
3105 phy->aci_hw_rssi = 0;
3106
3107 phy->antenna_diversity = 0xFFFF;
3108 memset(phy->minlowsig, 0xFF, sizeof(phy->minlowsig));
3109 memset(phy->minlowsigpos, 0, sizeof(phy->minlowsigpos));
3110
3111 /* Flags */
3112 phy->calibrated = 0;
75388acd
LF		 3113
3114 if (phy->_lo_pairs)
3115 memset(phy->_lo_pairs, 0,
3116 sizeof(struct b43legacy_lopair) * B43legacy_LO_COUNT);
3117 memset(phy->loopback_gain, 0, sizeof(phy->loopback_gain));
3118}
3119
3120/* Initialize a wireless core */
3121static int b43legacy_wireless_core_init(struct b43legacy_wldev *dev)
3122{
3123 struct b43legacy_wl *wl = dev->wl;
3124 struct ssb_bus *bus = dev->dev->bus;
3125 struct b43legacy_phy *phy = &dev->phy;
3126 struct ssb_sprom *sprom = &dev->dev->bus->sprom;
3127 int err;
3128 u32 hf;
3129 u32 tmp;
3130
3131 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_UNINIT);
3132
3133 err = ssb_bus_powerup(bus, 0);
3134 if (err)
3135 goto out;
3136 if (!ssb_device_is_enabled(dev->dev)) {
3137 tmp = phy->gmode ? B43legacy_TMSLOW_GMODE : 0;
3138 b43legacy_wireless_core_reset(dev, tmp);
3139 }
3140
3141 if ((phy->type == B43legacy_PHYTYPE_B) ||
3142 (phy->type == B43legacy_PHYTYPE_G)) {
3143 phy->_lo_pairs = kzalloc(sizeof(struct b43legacy_lopair)
3144 * B43legacy_LO_COUNT,
3145 GFP_KERNEL);
3146 if (!phy->_lo_pairs)
3147 return -ENOMEM;
3148 }
3149 setup_struct_wldev_for_init(dev);
3150
3151 err = b43legacy_phy_init_tssi2dbm_table(dev);
3152 if (err)
3153 goto err_kfree_lo_control;
3154
3155 /* Enable IRQ routing to this device. */
3156 ssb_pcicore_dev_irqvecs_enable(&bus->pcicore, dev->dev);
3157
3158 b43legacy_imcfglo_timeouts_workaround(dev);
3159 prepare_phy_data_for_init(dev);
3160 b43legacy_phy_calibrate(dev);
3161 err = b43legacy_chip_init(dev);
3162 if (err)
3163 goto err_kfree_tssitbl;
3164 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3165 B43legacy_SHM_SH_WLCOREREV,
3166 dev->dev->id.revision);
3167 hf = b43legacy_hf_read(dev);
3168 if (phy->type == B43legacy_PHYTYPE_G) {
3169 hf |= B43legacy_HF_SYMW;
3170 if (phy->rev == 1)
3171 hf |= B43legacy_HF_GDCW;
7797aa38 3172 if (sprom->boardflags_lo & B43legacy_BFL_PACTRL)
75388acd
LF		 3173 hf |= B43legacy_HF_OFDMPABOOST;
3174 } else if (phy->type == B43legacy_PHYTYPE_B) {
3175 hf |= B43legacy_HF_SYMW;
3176 if (phy->rev >= 2 && phy->radio_ver == 0x2050)
3177 hf &= ~B43legacy_HF_GDCW;
3178 }
3179 b43legacy_hf_write(dev, hf);
3180
0a6e1bee
SB		 3181 b43legacy_set_retry_limits(dev,
3182 B43legacy_DEFAULT_SHORT_RETRY_LIMIT,
3183 B43legacy_DEFAULT_LONG_RETRY_LIMIT);
75388acd
LF		 3184
3185 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3186 0x0044, 3);
3187 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3188 0x0046, 2);
3189
3190 /* Disable sending probe responses from firmware.
3191 * Setting the MaxTime to one usec will always trigger
3192 * a timeout, so we never send any probe resp.
3193 * A timeout of zero is infinite. */
3194 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3195 B43legacy_SHM_SH_PRMAXTIME, 1);
3196
3197 b43legacy_rate_memory_init(dev);
3198
3199 /* Minimum Contention Window */
3200 if (phy->type == B43legacy_PHYTYPE_B)
3201 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3202 0x0003, 31);
3203 else
3204 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3205 0x0003, 15);
3206 /* Maximum Contention Window */
3207 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3208 0x0004, 1023);
3209
3210 do {
3211 if (b43legacy_using_pio(dev))
3212 err = b43legacy_pio_init(dev);
3213 else {
3214 err = b43legacy_dma_init(dev);
3215 if (!err)
3216 b43legacy_qos_init(dev);
3217 }
3218 } while (err == -EAGAIN);
3219 if (err)
3220 goto err_chip_exit;
3221
3e2c40ef 3222 b43legacy_set_synth_pu_delay(dev, 1);
75388acd
LF		 3223
3224 ssb_bus_powerup(bus, 1); /* Enable dynamic PCTL */
4150c572 3225 b43legacy_upload_card_macaddress(dev);
75388acd
LF		 3226 b43legacy_security_init(dev);
3227 b43legacy_rng_init(wl);
3228
3229 b43legacy_set_status(dev, B43legacy_STAT_INITIALIZED);
3230
4ad36d78 3231 b43legacy_leds_init(dev);
75388acd
LF		 3232out:
3233 return err;
3234
3235err_chip_exit:
3236 b43legacy_chip_exit(dev);
3237err_kfree_tssitbl:
3238 if (phy->dyn_tssi_tbl)
3239 kfree(phy->tssi2dbm);
3240err_kfree_lo_control:
3241 kfree(phy->lo_control);
3242 phy->lo_control = NULL;
3243 ssb_bus_may_powerdown(bus);
3244 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_UNINIT);
3245 return err;
3246}
3247
33a3dc93
SB		 3248static int b43legacy_op_add_interface(struct ieee80211_hw *hw,
3249 struct ieee80211_if_init_conf *conf)
75388acd
LF		 3250{
3251 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3252 struct b43legacy_wldev *dev;
3253 unsigned long flags;
3254 int err = -EOPNOTSUPP;
4150c572
JB		 3255
3256 /* TODO: allow WDS/AP devices to coexist */
3257
3258 if (conf->type != IEEE80211_IF_TYPE_AP &&
3259 conf->type != IEEE80211_IF_TYPE_STA &&
3260 conf->type != IEEE80211_IF_TYPE_WDS &&
3261 conf->type != IEEE80211_IF_TYPE_IBSS)
3262 return -EOPNOTSUPP;
75388acd
LF		 3263
3264 mutex_lock(&wl->mutex);
4150c572 3265 if (wl->operating)
75388acd
LF		 3266 goto out_mutex_unlock;
3267
3268 b43legacydbg(wl, "Adding Interface type %d\n", conf->type);
3269
3270 dev = wl->current_dev;
4150c572 3271 wl->operating = 1;
32bfd35d 3272 wl->vif = conf->vif;
4150c572
JB		 3273 wl->if_type = conf->type;
3274 memcpy(wl->mac_addr, conf->mac_addr, ETH_ALEN);
3275
3276 spin_lock_irqsave(&wl->irq_lock, flags);
3277 b43legacy_adjust_opmode(dev);
3e2c40ef
SB		 3278 b43legacy_set_pretbtt(dev);
3279 b43legacy_set_synth_pu_delay(dev, 0);
4150c572
JB		 3280 b43legacy_upload_card_macaddress(dev);
3281 spin_unlock_irqrestore(&wl->irq_lock, flags);
3282
3283 err = 0;
3284 out_mutex_unlock:
3285 mutex_unlock(&wl->mutex);
3286
3287 return err;
3288}
3289
33a3dc93
SB		 3290static void b43legacy_op_remove_interface(struct ieee80211_hw *hw,
3291 struct ieee80211_if_init_conf *conf)
4150c572
JB		 3292{
3293 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3294 struct b43legacy_wldev *dev = wl->current_dev;
3295 unsigned long flags;
3296
3297 b43legacydbg(wl, "Removing Interface type %d\n", conf->type);
3298
3299 mutex_lock(&wl->mutex);
3300
3301 B43legacy_WARN_ON(!wl->operating);
32bfd35d
JB		 3302 B43legacy_WARN_ON(wl->vif != conf->vif);
3303 wl->vif = NULL;
4150c572
JB		 3304
3305 wl->operating = 0;
3306
3307 spin_lock_irqsave(&wl->irq_lock, flags);
3308 b43legacy_adjust_opmode(dev);
3309 memset(wl->mac_addr, 0, ETH_ALEN);
3310 b43legacy_upload_card_macaddress(dev);
3311 spin_unlock_irqrestore(&wl->irq_lock, flags);
3312
3313 mutex_unlock(&wl->mutex);
3314}
3315
33a3dc93 3316static int b43legacy_op_start(struct ieee80211_hw *hw)
4150c572
JB		 3317{
3318 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3319 struct b43legacy_wldev *dev = wl->current_dev;
3320 int did_init = 0;
208eec88 3321 int err = 0;
8712f276 3322 bool do_rfkill_exit = 0;
4150c572 3323
4ad36d78
LF		 3324 /* First register RFkill.
3325 * LEDs that are registered later depend on it. */
3326 b43legacy_rfkill_init(dev);
3327
ada50731
SB		 3328 /* Kill all old instance specific information to make sure
3329 * the card won't use it in the short timeframe between start
3330 * and mac80211 reconfiguring it. */
3331 memset(wl->bssid, 0, ETH_ALEN);
3332 memset(wl->mac_addr, 0, ETH_ALEN);
3333 wl->filter_flags = 0;
3334
4150c572
JB		 3335 mutex_lock(&wl->mutex);
3336
75388acd
LF		 3337 if (b43legacy_status(dev) < B43legacy_STAT_INITIALIZED) {
3338 err = b43legacy_wireless_core_init(dev);
8712f276
MB		 3339 if (err) {
3340 do_rfkill_exit = 1;
75388acd 3341 goto out_mutex_unlock;
8712f276 3342 }
75388acd
LF		 3343 did_init = 1;
3344 }
4150c572 3345
75388acd
LF		 3346 if (b43legacy_status(dev) < B43legacy_STAT_STARTED) {
3347 err = b43legacy_wireless_core_start(dev);
3348 if (err) {
3349 if (did_init)
3350 b43legacy_wireless_core_exit(dev);
8712f276 3351 do_rfkill_exit = 1;
75388acd
LF		 3352 goto out_mutex_unlock;
3353 }
3354 }
3355
75388acd
LF		 3356out_mutex_unlock:
3357 mutex_unlock(&wl->mutex);
3358
8712f276
MB		 3359 if (do_rfkill_exit)
3360 b43legacy_rfkill_exit(dev);
3361
75388acd
LF		 3362 return err;
3363}
3364
33a3dc93 3365static void b43legacy_op_stop(struct ieee80211_hw *hw)
75388acd
LF		 3366{
3367 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
4150c572 3368 struct b43legacy_wldev *dev = wl->current_dev;
75388acd 3369
4ad36d78
LF		 3370 b43legacy_rfkill_exit(dev);
3371
75388acd 3372 mutex_lock(&wl->mutex);
4150c572
JB		 3373 if (b43legacy_status(dev) >= B43legacy_STAT_STARTED)
3374 b43legacy_wireless_core_stop(dev);
3375 b43legacy_wireless_core_exit(dev);
75388acd
LF		 3376 mutex_unlock(&wl->mutex);
3377}
3378
0a6e1bee
SB		 3379static int b43legacy_op_set_retry_limit(struct ieee80211_hw *hw,
3380 u32 short_retry_limit,
3381 u32 long_retry_limit)
3382{
3383 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3384 struct b43legacy_wldev *dev;
3385 int err = 0;
3386
3387 mutex_lock(&wl->mutex);
3388 dev = wl->current_dev;
3389 if (unlikely(!dev ||
3390 (b43legacy_status(dev) < B43legacy_STAT_INITIALIZED))) {
3391 err = -ENODEV;
3392 goto out_unlock;
3393 }
3394 b43legacy_set_retry_limits(dev, short_retry_limit, long_retry_limit);
3395out_unlock:
3396 mutex_unlock(&wl->mutex);
3397
3398 return err;
3399}
75388acd 3400
a297170d
SB		 3401static int b43legacy_op_beacon_set_tim(struct ieee80211_hw *hw,
3402 int aid, int set)
3403{
3404 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3405 struct sk_buff *beacon;
3406 unsigned long flags;
3407
3408 /* We could modify the existing beacon and set the aid bit in the TIM
3409 * field, but that would probably require resizing and moving of data
3410 * within the beacon template. Simply request a new beacon and let
3411 * mac80211 do the hard work. */
3412 beacon = ieee80211_beacon_get(hw, wl->vif, NULL);
3413 if (unlikely(!beacon))
3414 return -ENOMEM;
3415 spin_lock_irqsave(&wl->irq_lock, flags);
3416 b43legacy_update_templates(wl, beacon);
3417 spin_unlock_irqrestore(&wl->irq_lock, flags);
3418
3419 return 0;
3420}
3421
3422static int b43legacy_op_ibss_beacon_update(struct ieee80211_hw *hw,
3423 struct sk_buff *beacon,
3424 struct ieee80211_tx_control *ctl)
3425{
3426 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3427 unsigned long flags;
3428
3429 spin_lock_irqsave(&wl->irq_lock, flags);
3430 b43legacy_update_templates(wl, beacon);
3431 spin_unlock_irqrestore(&wl->irq_lock, flags);
3432
3433 return 0;
3434}
3435
75388acd 3436static const struct ieee80211_ops b43legacy_hw_ops = {
33a3dc93
SB		 3437 .tx = b43legacy_op_tx,
3438 .conf_tx = b43legacy_op_conf_tx,
3439 .add_interface = b43legacy_op_add_interface,
3440 .remove_interface = b43legacy_op_remove_interface,
3441 .config = b43legacy_op_dev_config,
3442 .config_interface = b43legacy_op_config_interface,
3443 .configure_filter = b43legacy_op_configure_filter,
3444 .get_stats = b43legacy_op_get_stats,
3445 .get_tx_stats = b43legacy_op_get_tx_stats,
3446 .start = b43legacy_op_start,
3447 .stop = b43legacy_op_stop,
0a6e1bee 3448 .set_retry_limit = b43legacy_op_set_retry_limit,
a297170d
SB		 3449 .set_tim = b43legacy_op_beacon_set_tim,
3450 .beacon_update = b43legacy_op_ibss_beacon_update,
75388acd
LF		 3451};
3452
3453/* Hard-reset the chip. Do not call this directly.
3454 * Use b43legacy_controller_restart()
3455 */
3456static void b43legacy_chip_reset(struct work_struct *work)
3457{
3458 struct b43legacy_wldev *dev =
3459 container_of(work, struct b43legacy_wldev, restart_work);
3460 struct b43legacy_wl *wl = dev->wl;
3461 int err = 0;
3462 int prev_status;
3463
3464 mutex_lock(&wl->mutex);
3465
3466 prev_status = b43legacy_status(dev);
3467 /* Bring the device down... */
3468 if (prev_status >= B43legacy_STAT_STARTED)
3469 b43legacy_wireless_core_stop(dev);
3470 if (prev_status >= B43legacy_STAT_INITIALIZED)
3471 b43legacy_wireless_core_exit(dev);
3472
3473 /* ...and up again. */
3474 if (prev_status >= B43legacy_STAT_INITIALIZED) {
3475 err = b43legacy_wireless_core_init(dev);
3476 if (err)
3477 goto out;
3478 }
3479 if (prev_status >= B43legacy_STAT_STARTED) {
3480 err = b43legacy_wireless_core_start(dev);
3481 if (err) {
3482 b43legacy_wireless_core_exit(dev);
3483 goto out;
3484 }
3485 }
3486out:
3487 mutex_unlock(&wl->mutex);
3488 if (err)
3489 b43legacyerr(wl, "Controller restart FAILED\n");
3490 else
3491 b43legacyinfo(wl, "Controller restarted\n");
3492}
3493
3494static int b43legacy_setup_modes(struct b43legacy_wldev *dev,
3495 int have_bphy,
3496 int have_gphy)
3497{
3498 struct ieee80211_hw *hw = dev->wl->hw;
75388acd 3499 struct b43legacy_phy *phy = &dev->phy;
75388acd
LF		 3500
3501 phy->possible_phymodes = 0;
8318d78a
JB		 3502 if (have_bphy) {
3503 hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
3504 &b43legacy_band_2GHz_BPHY;
3505 phy->possible_phymodes |= B43legacy_PHYMODE_B;
3506 }
3507
3508 if (have_gphy) {
3509 hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
3510 &b43legacy_band_2GHz_GPHY;
3511 phy->possible_phymodes |= B43legacy_PHYMODE_G;
75388acd
LF		 3512 }
3513
3514 return 0;
3515}
3516
3517static void b43legacy_wireless_core_detach(struct b43legacy_wldev *dev)
3518{
3519 /* We release firmware that late to not be required to re-request
3520 * is all the time when we reinit the core. */
3521 b43legacy_release_firmware(dev);
3522}
3523
3524static int b43legacy_wireless_core_attach(struct b43legacy_wldev *dev)
3525{
3526 struct b43legacy_wl *wl = dev->wl;
3527 struct ssb_bus *bus = dev->dev->bus;
3528 struct pci_dev *pdev = bus->host_pci;
3529 int err;
3530 int have_bphy = 0;
3531 int have_gphy = 0;
3532 u32 tmp;
3533
3534 /* Do NOT do any device initialization here.
3535 * Do it in wireless_core_init() instead.
3536 * This function is for gathering basic information about the HW, only.
3537 * Also some structs may be set up here. But most likely you want to
3538 * have that in core_init(), too.
3539 */
3540
3541 err = ssb_bus_powerup(bus, 0);
3542 if (err) {
3543 b43legacyerr(wl, "Bus powerup failed\n");
3544 goto out;
3545 }
3546 /* Get the PHY type. */
3547 if (dev->dev->id.revision >= 5) {
3548 u32 tmshigh;
3549
3550 tmshigh = ssb_read32(dev->dev, SSB_TMSHIGH);
3551 have_gphy = !!(tmshigh & B43legacy_TMSHIGH_GPHY);
3552 if (!have_gphy)
3553 have_bphy = 1;
3554 } else if (dev->dev->id.revision == 4)
3555 have_gphy = 1;
3556 else
3557 have_bphy = 1;
3558
75388acd
LF		 3559 dev->phy.gmode = (have_gphy || have_bphy);
3560 tmp = dev->phy.gmode ? B43legacy_TMSLOW_GMODE : 0;
3561 b43legacy_wireless_core_reset(dev, tmp);
3562
3563 err = b43legacy_phy_versioning(dev);
3564 if (err)
ba48f7bb 3565 goto err_powerdown;
75388acd
LF		 3566 /* Check if this device supports multiband. */
3567 if (!pdev ||
3568 (pdev->device != 0x4312 &&
3569 pdev->device != 0x4319 &&
3570 pdev->device != 0x4324)) {
3571 /* No multiband support. */
3572 have_bphy = 0;
3573 have_gphy = 0;
3574 switch (dev->phy.type) {
3575 case B43legacy_PHYTYPE_B:
3576 have_bphy = 1;
3577 break;
3578 case B43legacy_PHYTYPE_G:
3579 have_gphy = 1;
3580 break;
3581 default:
3582 B43legacy_BUG_ON(1);
3583 }
3584 }
3585 dev->phy.gmode = (have_gphy || have_bphy);
3586 tmp = dev->phy.gmode ? B43legacy_TMSLOW_GMODE : 0;
3587 b43legacy_wireless_core_reset(dev, tmp);
3588
3589 err = b43legacy_validate_chipaccess(dev);
3590 if (err)
ba48f7bb 3591 goto err_powerdown;
75388acd
LF		 3592 err = b43legacy_setup_modes(dev, have_bphy, have_gphy);
3593 if (err)
ba48f7bb 3594 goto err_powerdown;
75388acd
LF		 3595
3596 /* Now set some default "current_dev" */
3597 if (!wl->current_dev)
3598 wl->current_dev = dev;
3599 INIT_WORK(&dev->restart_work, b43legacy_chip_reset);
3600
93bb7f3a 3601 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 3602 b43legacy_switch_analog(dev, 0);
3603 ssb_device_disable(dev->dev, 0);
3604 ssb_bus_may_powerdown(bus);
3605
3606out:
3607 return err;
3608
75388acd
LF		 3609err_powerdown:
3610 ssb_bus_may_powerdown(bus);
3611 return err;
3612}
3613
3614static void b43legacy_one_core_detach(struct ssb_device *dev)
3615{
3616 struct b43legacy_wldev *wldev;
3617 struct b43legacy_wl *wl;
3618
3619 wldev = ssb_get_drvdata(dev);
3620 wl = wldev->wl;
3621 cancel_work_sync(&wldev->restart_work);
3622 b43legacy_debugfs_remove_device(wldev);
3623 b43legacy_wireless_core_detach(wldev);
3624 list_del(&wldev->list);
3625 wl->nr_devs--;
3626 ssb_set_drvdata(dev, NULL);
3627 kfree(wldev);
3628}
3629
3630static int b43legacy_one_core_attach(struct ssb_device *dev,
3631 struct b43legacy_wl *wl)
3632{
3633 struct b43legacy_wldev *wldev;
3634 struct pci_dev *pdev;
3635 int err = -ENOMEM;
3636
3637 if (!list_empty(&wl->devlist)) {
3638 /* We are not the first core on this chip. */
3639 pdev = dev->bus->host_pci;
3640 /* Only special chips support more than one wireless
3641 * core, although some of the other chips have more than
3642 * one wireless core as well. Check for this and
3643 * bail out early.
3644 */
3645 if (!pdev ||
3646 ((pdev->device != 0x4321) &&
3647 (pdev->device != 0x4313) &&
3648 (pdev->device != 0x431A))) {
3649 b43legacydbg(wl, "Ignoring unconnected 802.11 core\n");
3650 return -ENODEV;
3651 }
3652 }
3653
3654 wldev = kzalloc(sizeof(*wldev), GFP_KERNEL);
3655 if (!wldev)
3656 goto out;
3657
3658 wldev->dev = dev;
3659 wldev->wl = wl;
3660 b43legacy_set_status(wldev, B43legacy_STAT_UNINIT);
3661 wldev->bad_frames_preempt = modparam_bad_frames_preempt;
3662 tasklet_init(&wldev->isr_tasklet,
3663 (void (*)(unsigned long))b43legacy_interrupt_tasklet,
3664 (unsigned long)wldev);
3665 if (modparam_pio)
3666 wldev->__using_pio = 1;
3667 INIT_LIST_HEAD(&wldev->list);
3668
3669 err = b43legacy_wireless_core_attach(wldev);
3670 if (err)
3671 goto err_kfree_wldev;
3672
3673 list_add(&wldev->list, &wl->devlist);
3674 wl->nr_devs++;
3675 ssb_set_drvdata(dev, wldev);
3676 b43legacy_debugfs_add_device(wldev);
3677out:
3678 return err;
3679
3680err_kfree_wldev:
3681 kfree(wldev);
3682 return err;
3683}
3684
3685static void b43legacy_sprom_fixup(struct ssb_bus *bus)
3686{
3687 /* boardflags workarounds */
3688 if (bus->boardinfo.vendor == PCI_VENDOR_ID_APPLE &&
3689 bus->boardinfo.type == 0x4E &&
3690 bus->boardinfo.rev > 0x40)
7797aa38 3691 bus->sprom.boardflags_lo |= B43legacy_BFL_PACTRL;
75388acd
LF		 3692}
3693
3694static void b43legacy_wireless_exit(struct ssb_device *dev,
3695 struct b43legacy_wl *wl)
3696{
3697 struct ieee80211_hw *hw = wl->hw;
3698
3699 ssb_set_devtypedata(dev, NULL);
3700 ieee80211_free_hw(hw);
3701}
3702
3703static int b43legacy_wireless_init(struct ssb_device *dev)
3704{
3705 struct ssb_sprom *sprom = &dev->bus->sprom;
3706 struct ieee80211_hw *hw;
3707 struct b43legacy_wl *wl;
3708 int err = -ENOMEM;
3709
3710 b43legacy_sprom_fixup(dev->bus);
3711
3712 hw = ieee80211_alloc_hw(sizeof(*wl), &b43legacy_hw_ops);
3713 if (!hw) {
3714 b43legacyerr(NULL, "Could not allocate ieee80211 device\n");
3715 goto out;
3716 }
3717
3718 /* fill hw info */
3719 hw->flags = IEEE80211_HW_HOST_GEN_BEACON_TEMPLATE |
566bfe5a
BR		 3720 IEEE80211_HW_RX_INCLUDES_FCS |
3721 IEEE80211_HW_SIGNAL_DBM |
3722 IEEE80211_HW_NOISE_DBM;
75388acd
LF		 3723 hw->queues = 1; /* FIXME: hardware has more queues */
3724 SET_IEEE80211_DEV(hw, dev->dev);
7797aa38
LF		 3725 if (is_valid_ether_addr(sprom->et1mac))
3726 SET_IEEE80211_PERM_ADDR(hw, sprom->et1mac);
75388acd 3727 else
7797aa38 3728 SET_IEEE80211_PERM_ADDR(hw, sprom->il0mac);
75388acd
LF		 3729
3730 /* Get and initialize struct b43legacy_wl */
3731 wl = hw_to_b43legacy_wl(hw);
3732 memset(wl, 0, sizeof(*wl));
3733 wl->hw = hw;
3734 spin_lock_init(&wl->irq_lock);
3735 spin_lock_init(&wl->leds_lock);
3736 mutex_init(&wl->mutex);
3737 INIT_LIST_HEAD(&wl->devlist);
3738
3739 ssb_set_devtypedata(dev, wl);
3740 b43legacyinfo(wl, "Broadcom %04X WLAN found\n", dev->bus->chip_id);
3741 err = 0;
3742out:
3743 return err;
3744}
3745
3746static int b43legacy_probe(struct ssb_device *dev,
3747 const struct ssb_device_id *id)
3748{
3749 struct b43legacy_wl *wl;
3750 int err;
3751 int first = 0;
3752
3753 wl = ssb_get_devtypedata(dev);
3754 if (!wl) {
3755 /* Probing the first core - setup common struct b43legacy_wl */
3756 first = 1;
3757 err = b43legacy_wireless_init(dev);
3758 if (err)
3759 goto out;
3760 wl = ssb_get_devtypedata(dev);
3761 B43legacy_WARN_ON(!wl);
3762 }
3763 err = b43legacy_one_core_attach(dev, wl);
3764 if (err)
3765 goto err_wireless_exit;
3766
3767 if (first) {
3768 err = ieee80211_register_hw(wl->hw);
3769 if (err)
3770 goto err_one_core_detach;
3771 }
3772
3773out:
3774 return err;
3775
3776err_one_core_detach:
3777 b43legacy_one_core_detach(dev);
3778err_wireless_exit:
3779 if (first)
3780 b43legacy_wireless_exit(dev, wl);
3781 return err;
3782}
3783
3784static void b43legacy_remove(struct ssb_device *dev)
3785{
3786 struct b43legacy_wl *wl = ssb_get_devtypedata(dev);
3787 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3788
3789 B43legacy_WARN_ON(!wl);
3790 if (wl->current_dev == wldev)
3791 ieee80211_unregister_hw(wl->hw);
3792
3793 b43legacy_one_core_detach(dev);
3794
3795 if (list_empty(&wl->devlist))
3796 /* Last core on the chip unregistered.
3797 * We can destroy common struct b43legacy_wl.
3798 */
3799 b43legacy_wireless_exit(dev, wl);
3800}
3801
3802/* Perform a hardware reset. This can be called from any context. */
3803void b43legacy_controller_restart(struct b43legacy_wldev *dev,
3804 const char *reason)
3805{
3806 /* Must avoid requeueing, if we are in shutdown. */
3807 if (b43legacy_status(dev) < B43legacy_STAT_INITIALIZED)
3808 return;
3809 b43legacyinfo(dev->wl, "Controller RESET (%s) ...\n", reason);
3810 queue_work(dev->wl->hw->workqueue, &dev->restart_work);
3811}
3812
3813#ifdef CONFIG_PM
3814
3815static int b43legacy_suspend(struct ssb_device *dev, pm_message_t state)
3816{
3817 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3818 struct b43legacy_wl *wl = wldev->wl;
3819
3820 b43legacydbg(wl, "Suspending...\n");
3821
3822 mutex_lock(&wl->mutex);
3823 wldev->suspend_init_status = b43legacy_status(wldev);
3824 if (wldev->suspend_init_status >= B43legacy_STAT_STARTED)
3825 b43legacy_wireless_core_stop(wldev);
3826 if (wldev->suspend_init_status >= B43legacy_STAT_INITIALIZED)
3827 b43legacy_wireless_core_exit(wldev);
3828 mutex_unlock(&wl->mutex);
3829
3830 b43legacydbg(wl, "Device suspended.\n");
3831
3832 return 0;
3833}
3834
3835static int b43legacy_resume(struct ssb_device *dev)
3836{
3837 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3838 struct b43legacy_wl *wl = wldev->wl;
3839 int err = 0;
3840
3841 b43legacydbg(wl, "Resuming...\n");
3842
3843 mutex_lock(&wl->mutex);
3844 if (wldev->suspend_init_status >= B43legacy_STAT_INITIALIZED) {
3845 err = b43legacy_wireless_core_init(wldev);
3846 if (err) {
3847 b43legacyerr(wl, "Resume failed at core init\n");
3848 goto out;
3849 }
3850 }
3851 if (wldev->suspend_init_status >= B43legacy_STAT_STARTED) {
3852 err = b43legacy_wireless_core_start(wldev);
3853 if (err) {
3854 b43legacy_wireless_core_exit(wldev);
3855 b43legacyerr(wl, "Resume failed at core start\n");
3856 goto out;
3857 }
3858 }
3859 mutex_unlock(&wl->mutex);
3860
3861 b43legacydbg(wl, "Device resumed.\n");
3862out:
3863 return err;
3864}
3865
3866#else /* CONFIG_PM */
3867# define b43legacy_suspend NULL
3868# define b43legacy_resume NULL
3869#endif /* CONFIG_PM */
3870
3871static struct ssb_driver b43legacy_ssb_driver = {
3872 .name = KBUILD_MODNAME,
3873 .id_table = b43legacy_ssb_tbl,
3874 .probe = b43legacy_probe,
3875 .remove = b43legacy_remove,
3876 .suspend = b43legacy_suspend,
3877 .resume = b43legacy_resume,
3878};
3879
6fff1c64
SB		 3880static void b43legacy_print_driverinfo(void)
3881{
3882 const char *feat_pci = "", *feat_leds = "", *feat_rfkill = "",
3883 *feat_pio = "", *feat_dma = "";
3884
3885#ifdef CONFIG_B43LEGACY_PCI_AUTOSELECT
3886 feat_pci = "P";
3887#endif
3888#ifdef CONFIG_B43LEGACY_LEDS
3889 feat_leds = "L";
3890#endif
3891#ifdef CONFIG_B43LEGACY_RFKILL
3892 feat_rfkill = "R";
3893#endif
3894#ifdef CONFIG_B43LEGACY_PIO
3895 feat_pio = "I";
3896#endif
3897#ifdef CONFIG_B43LEGACY_DMA
3898 feat_dma = "D";
3899#endif
c256e05b 3900 printk(KERN_INFO "Broadcom 43xx-legacy driver loaded "
6fff1c64
SB		 3901 "[ Features: %s%s%s%s%s, Firmware-ID: "
3902 B43legacy_SUPPORTED_FIRMWARE_ID " ]\n",
3903 feat_pci, feat_leds, feat_rfkill, feat_pio, feat_dma);
3904}
3905
75388acd
LF		 3906static int __init b43legacy_init(void)
3907{
3908 int err;
3909
3910 b43legacy_debugfs_init();
3911
3912 err = ssb_driver_register(&b43legacy_ssb_driver);
3913 if (err)
3914 goto err_dfs_exit;
3915
6fff1c64
SB		 3916 b43legacy_print_driverinfo();
3917
75388acd
LF		 3918 return err;
3919
3920err_dfs_exit:
3921 b43legacy_debugfs_exit();
3922 return err;
3923}
3924
3925static void __exit b43legacy_exit(void)
3926{
3927 ssb_driver_unregister(&b43legacy_ssb_driver);
3928 b43legacy_debugfs_exit();
3929}
3930
3931module_init(b43legacy_init)
3932module_exit(b43legacy_exit)
Linux 6.x block layer and io_uring tree(s)