projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
cfg80211: convert mutex assert to macro
[linux-2.6-block.git] / drivers / net / wireless / b43legacy / main.c
CommitLineData
75388acd
LF		 1/*
2 *
3 * Broadcom B43legacy wireless driver
4 *
5 * Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>
6fff1c64 6 * Copyright (c) 2005-2008 Stefano Brivio <stefano.brivio@polimi.it>
75388acd
LF		 7 * Copyright (c) 2005, 2006 Michael Buesch <mb@bu3sch.de>
8 * Copyright (c) 2005 Danny van Dyk <kugelfang@gentoo.org>
9 * Copyright (c) 2005 Andreas Jaggi <andreas.jaggi@waterwave.ch>
10 * Copyright (c) 2007 Larry Finger <Larry.Finger@lwfinger.net>
11 *
12 * Some parts of the code in this file are derived from the ipw2200
13 * driver Copyright(c) 2003 - 2004 Intel Corporation.
14
15 * This program is free software; you can redistribute it and/or modify
16 * it under the terms of the GNU General Public License as published by
17 * the Free Software Foundation; either version 2 of the License, or
18 * (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; see the file COPYING. If not, write to
27 * the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
28 * Boston, MA 02110-1301, USA.
29 *
30 */
31
32#include <linux/delay.h>
33#include <linux/init.h>
34#include <linux/moduleparam.h>
35#include <linux/if_arp.h>
36#include <linux/etherdevice.h>
75388acd
LF		 37#include <linux/firmware.h>
38#include <linux/wireless.h>
39#include <linux/workqueue.h>
40#include <linux/skbuff.h>
41#include <linux/dma-mapping.h>
42#include <net/dst.h>
43#include <asm/unaligned.h>
44
45#include "b43legacy.h"
46#include "main.h"
47#include "debugfs.h"
48#include "phy.h"
49#include "dma.h"
50#include "pio.h"
51#include "sysfs.h"
52#include "xmit.h"
53#include "radio.h"
54
55
56MODULE_DESCRIPTION("Broadcom B43legacy wireless driver");
57MODULE_AUTHOR("Martin Langer");
58MODULE_AUTHOR("Stefano Brivio");
59MODULE_AUTHOR("Michael Buesch");
60MODULE_LICENSE("GPL");
61
1a1c360d
SB		 62MODULE_FIRMWARE(B43legacy_SUPPORTED_FIRMWARE_ID);
63
75388acd
LF		 64#if defined(CONFIG_B43LEGACY_DMA) && defined(CONFIG_B43LEGACY_PIO)
65static int modparam_pio;
66module_param_named(pio, modparam_pio, int, 0444);
67MODULE_PARM_DESC(pio, "enable(1) / disable(0) PIO mode");
68#elif defined(CONFIG_B43LEGACY_DMA)
69# define modparam_pio 0
70#elif defined(CONFIG_B43LEGACY_PIO)
71# define modparam_pio 1
72#endif
73
74static int modparam_bad_frames_preempt;
75module_param_named(bad_frames_preempt, modparam_bad_frames_preempt, int, 0444);
76MODULE_PARM_DESC(bad_frames_preempt, "enable(1) / disable(0) Bad Frames"
77 " Preemption");
78
75388acd
LF		 79static char modparam_fwpostfix[16];
80module_param_string(fwpostfix, modparam_fwpostfix, 16, 0444);
81MODULE_PARM_DESC(fwpostfix, "Postfix for the firmware files to load.");
82
75388acd
LF		 83/* The following table supports BCM4301, BCM4303 and BCM4306/2 devices. */
84static const struct ssb_device_id b43legacy_ssb_tbl[] = {
85 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 2),
86 SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_80211, 4),
87 SSB_DEVTABLE_END
88};
89MODULE_DEVICE_TABLE(ssb, b43legacy_ssb_tbl);
90
91
92/* Channel and ratetables are shared for all devices.
93 * They can't be const, because ieee80211 puts some precalculated
94 * data in there. This data is the same for all devices, so we don't
95 * get concurrency issues */
96#define RATETAB_ENT(_rateid, _flags) \
8318d78a
JB		 97 { \
98 .bitrate = B43legacy_RATE_TO_100KBPS(_rateid), \
99 .hw_value = (_rateid), \
100 .flags = (_flags), \
75388acd 101 }
8318d78a
JB		 102/*
103 * NOTE: When changing this, sync with xmit.c's
104 * b43legacy_plcp_get_bitrate_idx_* functions!
105 */
75388acd 106static struct ieee80211_rate __b43legacy_ratetable[] = {
8318d78a
JB		 107 RATETAB_ENT(B43legacy_CCK_RATE_1MB, 0),
108 RATETAB_ENT(B43legacy_CCK_RATE_2MB, IEEE80211_RATE_SHORT_PREAMBLE),
109 RATETAB_ENT(B43legacy_CCK_RATE_5MB, IEEE80211_RATE_SHORT_PREAMBLE),
110 RATETAB_ENT(B43legacy_CCK_RATE_11MB, IEEE80211_RATE_SHORT_PREAMBLE),
111 RATETAB_ENT(B43legacy_OFDM_RATE_6MB, 0),
112 RATETAB_ENT(B43legacy_OFDM_RATE_9MB, 0),
113 RATETAB_ENT(B43legacy_OFDM_RATE_12MB, 0),
114 RATETAB_ENT(B43legacy_OFDM_RATE_18MB, 0),
115 RATETAB_ENT(B43legacy_OFDM_RATE_24MB, 0),
116 RATETAB_ENT(B43legacy_OFDM_RATE_36MB, 0),
117 RATETAB_ENT(B43legacy_OFDM_RATE_48MB, 0),
118 RATETAB_ENT(B43legacy_OFDM_RATE_54MB, 0),
75388acd 119};
75388acd
LF		 120#define b43legacy_b_ratetable (__b43legacy_ratetable + 0)
121#define b43legacy_b_ratetable_size 4
122#define b43legacy_g_ratetable (__b43legacy_ratetable + 0)
123#define b43legacy_g_ratetable_size 12
124
125#define CHANTAB_ENT(_chanid, _freq) \
126 { \
8318d78a
JB		 127 .center_freq = (_freq), \
128 .hw_value = (_chanid), \
75388acd
LF		 129 }
130static struct ieee80211_channel b43legacy_bg_chantable[] = {
131 CHANTAB_ENT(1, 2412),
132 CHANTAB_ENT(2, 2417),
133 CHANTAB_ENT(3, 2422),
134 CHANTAB_ENT(4, 2427),
135 CHANTAB_ENT(5, 2432),
136 CHANTAB_ENT(6, 2437),
137 CHANTAB_ENT(7, 2442),
138 CHANTAB_ENT(8, 2447),
139 CHANTAB_ENT(9, 2452),
140 CHANTAB_ENT(10, 2457),
141 CHANTAB_ENT(11, 2462),
142 CHANTAB_ENT(12, 2467),
143 CHANTAB_ENT(13, 2472),
144 CHANTAB_ENT(14, 2484),
145};
8318d78a
JB		 146
147static struct ieee80211_supported_band b43legacy_band_2GHz_BPHY = {
148 .channels = b43legacy_bg_chantable,
149 .n_channels = ARRAY_SIZE(b43legacy_bg_chantable),
150 .bitrates = b43legacy_b_ratetable,
151 .n_bitrates = b43legacy_b_ratetable_size,
152};
153
154static struct ieee80211_supported_band b43legacy_band_2GHz_GPHY = {
155 .channels = b43legacy_bg_chantable,
156 .n_channels = ARRAY_SIZE(b43legacy_bg_chantable),
157 .bitrates = b43legacy_g_ratetable,
158 .n_bitrates = b43legacy_g_ratetable_size,
159};
75388acd
LF		 160
161static void b43legacy_wireless_core_exit(struct b43legacy_wldev *dev);
162static int b43legacy_wireless_core_init(struct b43legacy_wldev *dev);
163static void b43legacy_wireless_core_stop(struct b43legacy_wldev *dev);
164static int b43legacy_wireless_core_start(struct b43legacy_wldev *dev);
165
166
167static int b43legacy_ratelimit(struct b43legacy_wl *wl)
168{
169 if (!wl || !wl->current_dev)
170 return 1;
171 if (b43legacy_status(wl->current_dev) < B43legacy_STAT_STARTED)
172 return 1;
173 /* We are up and running.
174 * Ratelimit the messages to avoid DoS over the net. */
175 return net_ratelimit();
176}
177
178void b43legacyinfo(struct b43legacy_wl *wl, const char *fmt, ...)
179{
180 va_list args;
181
182 if (!b43legacy_ratelimit(wl))
183 return;
184 va_start(args, fmt);
185 printk(KERN_INFO "b43legacy-%s: ",
186 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
187 vprintk(fmt, args);
188 va_end(args);
189}
190
191void b43legacyerr(struct b43legacy_wl *wl, const char *fmt, ...)
192{
193 va_list args;
194
195 if (!b43legacy_ratelimit(wl))
196 return;
197 va_start(args, fmt);
198 printk(KERN_ERR "b43legacy-%s ERROR: ",
199 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
200 vprintk(fmt, args);
201 va_end(args);
202}
203
204void b43legacywarn(struct b43legacy_wl *wl, const char *fmt, ...)
205{
206 va_list args;
207
208 if (!b43legacy_ratelimit(wl))
209 return;
210 va_start(args, fmt);
211 printk(KERN_WARNING "b43legacy-%s warning: ",
212 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
213 vprintk(fmt, args);
214 va_end(args);
215}
216
217#if B43legacy_DEBUG
218void b43legacydbg(struct b43legacy_wl *wl, const char *fmt, ...)
219{
220 va_list args;
221
222 va_start(args, fmt);
223 printk(KERN_DEBUG "b43legacy-%s debug: ",
224 (wl && wl->hw) ? wiphy_name(wl->hw->wiphy) : "wlan");
225 vprintk(fmt, args);
226 va_end(args);
227}
228#endif /* DEBUG */
229
230static void b43legacy_ram_write(struct b43legacy_wldev *dev, u16 offset,
231 u32 val)
232{
233 u32 status;
234
235 B43legacy_WARN_ON(offset % 4 != 0);
236
e78c9d28
SB		 237 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
238 if (status & B43legacy_MACCTL_BE)
75388acd
LF		 239 val = swab32(val);
240
241 b43legacy_write32(dev, B43legacy_MMIO_RAM_CONTROL, offset);
242 mmiowb();
243 b43legacy_write32(dev, B43legacy_MMIO_RAM_DATA, val);
244}
245
246static inline
247void b43legacy_shm_control_word(struct b43legacy_wldev *dev,
248 u16 routing, u16 offset)
249{
250 u32 control;
251
252 /* "offset" is the WORD offset. */
253
254 control = routing;
255 control <<= 16;
256 control |= offset;
257 b43legacy_write32(dev, B43legacy_MMIO_SHM_CONTROL, control);
258}
259
260u32 b43legacy_shm_read32(struct b43legacy_wldev *dev,
261 u16 routing, u16 offset)
262{
263 u32 ret;
264
265 if (routing == B43legacy_SHM_SHARED) {
266 B43legacy_WARN_ON((offset & 0x0001) != 0);
267 if (offset & 0x0003) {
268 /* Unaligned access */
269 b43legacy_shm_control_word(dev, routing, offset >> 2);
270 ret = b43legacy_read16(dev,
271 B43legacy_MMIO_SHM_DATA_UNALIGNED);
272 ret <<= 16;
273 b43legacy_shm_control_word(dev, routing,
274 (offset >> 2) + 1);
275 ret |= b43legacy_read16(dev, B43legacy_MMIO_SHM_DATA);
276
277 return ret;
278 }
279 offset >>= 2;
280 }
281 b43legacy_shm_control_word(dev, routing, offset);
282 ret = b43legacy_read32(dev, B43legacy_MMIO_SHM_DATA);
283
284 return ret;
285}
286
287u16 b43legacy_shm_read16(struct b43legacy_wldev *dev,
288 u16 routing, u16 offset)
289{
290 u16 ret;
291
292 if (routing == B43legacy_SHM_SHARED) {
293 B43legacy_WARN_ON((offset & 0x0001) != 0);
294 if (offset & 0x0003) {
295 /* Unaligned access */
296 b43legacy_shm_control_word(dev, routing, offset >> 2);
297 ret = b43legacy_read16(dev,
298 B43legacy_MMIO_SHM_DATA_UNALIGNED);
299
300 return ret;
301 }
302 offset >>= 2;
303 }
304 b43legacy_shm_control_word(dev, routing, offset);
305 ret = b43legacy_read16(dev, B43legacy_MMIO_SHM_DATA);
306
307 return ret;
308}
309
310void b43legacy_shm_write32(struct b43legacy_wldev *dev,
311 u16 routing, u16 offset,
312 u32 value)
313{
314 if (routing == B43legacy_SHM_SHARED) {
315 B43legacy_WARN_ON((offset & 0x0001) != 0);
316 if (offset & 0x0003) {
317 /* Unaligned access */
318 b43legacy_shm_control_word(dev, routing, offset >> 2);
319 mmiowb();
320 b43legacy_write16(dev,
321 B43legacy_MMIO_SHM_DATA_UNALIGNED,
322 (value >> 16) & 0xffff);
323 mmiowb();
324 b43legacy_shm_control_word(dev, routing,
325 (offset >> 2) + 1);
326 mmiowb();
327 b43legacy_write16(dev, B43legacy_MMIO_SHM_DATA,
328 value & 0xffff);
329 return;
330 }
331 offset >>= 2;
332 }
333 b43legacy_shm_control_word(dev, routing, offset);
334 mmiowb();
335 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA, value);
336}
337
338void b43legacy_shm_write16(struct b43legacy_wldev *dev, u16 routing, u16 offset,
339 u16 value)
340{
341 if (routing == B43legacy_SHM_SHARED) {
342 B43legacy_WARN_ON((offset & 0x0001) != 0);
343 if (offset & 0x0003) {
344 /* Unaligned access */
345 b43legacy_shm_control_word(dev, routing, offset >> 2);
346 mmiowb();
347 b43legacy_write16(dev,
348 B43legacy_MMIO_SHM_DATA_UNALIGNED,
349 value);
350 return;
351 }
352 offset >>= 2;
353 }
354 b43legacy_shm_control_word(dev, routing, offset);
355 mmiowb();
356 b43legacy_write16(dev, B43legacy_MMIO_SHM_DATA, value);
357}
358
359/* Read HostFlags */
360u32 b43legacy_hf_read(struct b43legacy_wldev *dev)
361{
362 u32 ret;
363
364 ret = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
365 B43legacy_SHM_SH_HOSTFHI);
366 ret <<= 16;
367 ret |= b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
368 B43legacy_SHM_SH_HOSTFLO);
369
370 return ret;
371}
372
373/* Write HostFlags */
374void b43legacy_hf_write(struct b43legacy_wldev *dev, u32 value)
375{
376 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
377 B43legacy_SHM_SH_HOSTFLO,
378 (value & 0x0000FFFF));
379 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
380 B43legacy_SHM_SH_HOSTFHI,
381 ((value & 0xFFFF0000) >> 16));
382}
383
384void b43legacy_tsf_read(struct b43legacy_wldev *dev, u64 *tsf)
385{
386 /* We need to be careful. As we read the TSF from multiple
387 * registers, we should take care of register overflows.
388 * In theory, the whole tsf read process should be atomic.
389 * We try to be atomic here, by restaring the read process,
390 * if any of the high registers changed (overflew).
391 */
392 if (dev->dev->id.revision >= 3) {
393 u32 low;
394 u32 high;
395 u32 high2;
396
397 do {
398 high = b43legacy_read32(dev,
399 B43legacy_MMIO_REV3PLUS_TSF_HIGH);
400 low = b43legacy_read32(dev,
401 B43legacy_MMIO_REV3PLUS_TSF_LOW);
402 high2 = b43legacy_read32(dev,
403 B43legacy_MMIO_REV3PLUS_TSF_HIGH);
404 } while (unlikely(high != high2));
405
406 *tsf = high;
407 *tsf <<= 32;
408 *tsf |= low;
409 } else {
410 u64 tmp;
411 u16 v0;
412 u16 v1;
413 u16 v2;
414 u16 v3;
415 u16 test1;
416 u16 test2;
417 u16 test3;
418
419 do {
420 v3 = b43legacy_read16(dev, B43legacy_MMIO_TSF_3);
421 v2 = b43legacy_read16(dev, B43legacy_MMIO_TSF_2);
422 v1 = b43legacy_read16(dev, B43legacy_MMIO_TSF_1);
423 v0 = b43legacy_read16(dev, B43legacy_MMIO_TSF_0);
424
425 test3 = b43legacy_read16(dev, B43legacy_MMIO_TSF_3);
426 test2 = b43legacy_read16(dev, B43legacy_MMIO_TSF_2);
427 test1 = b43legacy_read16(dev, B43legacy_MMIO_TSF_1);
428 } while (v3 != test3 || v2 != test2 || v1 != test1);
429
430 *tsf = v3;
431 *tsf <<= 48;
432 tmp = v2;
433 tmp <<= 32;
434 *tsf |= tmp;
435 tmp = v1;
436 tmp <<= 16;
437 *tsf |= tmp;
438 *tsf |= v0;
439 }
440}
441
442static void b43legacy_time_lock(struct b43legacy_wldev *dev)
443{
444 u32 status;
445
e78c9d28
SB		 446 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
447 status |= B43legacy_MACCTL_TBTTHOLD;
448 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, status);
75388acd
LF		 449 mmiowb();
450}
451
452static void b43legacy_time_unlock(struct b43legacy_wldev *dev)
453{
454 u32 status;
455
e78c9d28
SB		 456 status = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
457 status &= ~B43legacy_MACCTL_TBTTHOLD;
458 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, status);
75388acd
LF		 459}
460
461static void b43legacy_tsf_write_locked(struct b43legacy_wldev *dev, u64 tsf)
462{
463 /* Be careful with the in-progress timer.
464 * First zero out the low register, so we have a full
465 * register-overflow duration to complete the operation.
466 */
467 if (dev->dev->id.revision >= 3) {
468 u32 lo = (tsf & 0x00000000FFFFFFFFULL);
469 u32 hi = (tsf & 0xFFFFFFFF00000000ULL) >> 32;
470
471 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_LOW, 0);
472 mmiowb();
473 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_HIGH,
474 hi);
475 mmiowb();
476 b43legacy_write32(dev, B43legacy_MMIO_REV3PLUS_TSF_LOW,
477 lo);
478 } else {
479 u16 v0 = (tsf & 0x000000000000FFFFULL);
480 u16 v1 = (tsf & 0x00000000FFFF0000ULL) >> 16;
481 u16 v2 = (tsf & 0x0000FFFF00000000ULL) >> 32;
482 u16 v3 = (tsf & 0xFFFF000000000000ULL) >> 48;
483
484 b43legacy_write16(dev, B43legacy_MMIO_TSF_0, 0);
485 mmiowb();
486 b43legacy_write16(dev, B43legacy_MMIO_TSF_3, v3);
487 mmiowb();
488 b43legacy_write16(dev, B43legacy_MMIO_TSF_2, v2);
489 mmiowb();
490 b43legacy_write16(dev, B43legacy_MMIO_TSF_1, v1);
491 mmiowb();
492 b43legacy_write16(dev, B43legacy_MMIO_TSF_0, v0);
493 }
494}
495
496void b43legacy_tsf_write(struct b43legacy_wldev *dev, u64 tsf)
497{
498 b43legacy_time_lock(dev);
499 b43legacy_tsf_write_locked(dev, tsf);
500 b43legacy_time_unlock(dev);
501}
502
503static
504void b43legacy_macfilter_set(struct b43legacy_wldev *dev,
505 u16 offset, const u8 *mac)
506{
507 static const u8 zero_addr[ETH_ALEN] = { 0 };
508 u16 data;
509
510 if (!mac)
511 mac = zero_addr;
512
513 offset |= 0x0020;
514 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_CONTROL, offset);
515
516 data = mac[0];
517 data |= mac[1] << 8;
518 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
519 data = mac[2];
520 data |= mac[3] << 8;
521 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
522 data = mac[4];
523 data |= mac[5] << 8;
524 b43legacy_write16(dev, B43legacy_MMIO_MACFILTER_DATA, data);
525}
526
527static void b43legacy_write_mac_bssid_templates(struct b43legacy_wldev *dev)
528{
529 static const u8 zero_addr[ETH_ALEN] = { 0 };
530 const u8 *mac = dev->wl->mac_addr;
531 const u8 *bssid = dev->wl->bssid;
532 u8 mac_bssid[ETH_ALEN * 2];
533 int i;
534 u32 tmp;
535
536 if (!bssid)
537 bssid = zero_addr;
538 if (!mac)
539 mac = zero_addr;
540
541 b43legacy_macfilter_set(dev, B43legacy_MACFILTER_BSSID, bssid);
542
543 memcpy(mac_bssid, mac, ETH_ALEN);
544 memcpy(mac_bssid + ETH_ALEN, bssid, ETH_ALEN);
545
546 /* Write our MAC address and BSSID to template ram */
547 for (i = 0; i < ARRAY_SIZE(mac_bssid); i += sizeof(u32)) {
548 tmp = (u32)(mac_bssid[i + 0]);
549 tmp |= (u32)(mac_bssid[i + 1]) << 8;
550 tmp |= (u32)(mac_bssid[i + 2]) << 16;
551 tmp |= (u32)(mac_bssid[i + 3]) << 24;
552 b43legacy_ram_write(dev, 0x20 + i, tmp);
553 b43legacy_ram_write(dev, 0x78 + i, tmp);
554 b43legacy_ram_write(dev, 0x478 + i, tmp);
555 }
556}
557
4150c572 558static void b43legacy_upload_card_macaddress(struct b43legacy_wldev *dev)
75388acd 559{
75388acd 560 b43legacy_write_mac_bssid_templates(dev);
4150c572
JB		 561 b43legacy_macfilter_set(dev, B43legacy_MACFILTER_SELF,
562 dev->wl->mac_addr);
75388acd
LF		 563}
564
565static void b43legacy_set_slot_time(struct b43legacy_wldev *dev,
566 u16 slot_time)
567{
568 /* slot_time is in usec. */
569 if (dev->phy.type != B43legacy_PHYTYPE_G)
570 return;
571 b43legacy_write16(dev, 0x684, 510 + slot_time);
572 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0010,
573 slot_time);
574}
575
576static void b43legacy_short_slot_timing_enable(struct b43legacy_wldev *dev)
577{
578 b43legacy_set_slot_time(dev, 9);
75388acd
LF		 579}
580
581static void b43legacy_short_slot_timing_disable(struct b43legacy_wldev *dev)
582{
583 b43legacy_set_slot_time(dev, 20);
75388acd
LF		 584}
585
586/* Enable a Generic IRQ. "mask" is the mask of which IRQs to enable.
587 * Returns the _previously_ enabled IRQ mask.
588 */
589static inline u32 b43legacy_interrupt_enable(struct b43legacy_wldev *dev,
590 u32 mask)
591{
592 u32 old_mask;
593
594 old_mask = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
595 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_MASK, old_mask |
596 mask);
597
598 return old_mask;
599}
600
601/* Disable a Generic IRQ. "mask" is the mask of which IRQs to disable.
602 * Returns the _previously_ enabled IRQ mask.
603 */
604static inline u32 b43legacy_interrupt_disable(struct b43legacy_wldev *dev,
605 u32 mask)
606{
607 u32 old_mask;
608
609 old_mask = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
610 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_MASK, old_mask & ~mask);
611
612 return old_mask;
613}
614
615/* Synchronize IRQ top- and bottom-half.
616 * IRQs must be masked before calling this.
617 * This must not be called with the irq_lock held.
618 */
619static void b43legacy_synchronize_irq(struct b43legacy_wldev *dev)
620{
621 synchronize_irq(dev->dev->irq);
622 tasklet_kill(&dev->isr_tasklet);
623}
624
625/* DummyTransmission function, as documented on
626 * http://bcm-specs.sipsolutions.net/DummyTransmission
627 */
628void b43legacy_dummy_transmission(struct b43legacy_wldev *dev)
629{
630 struct b43legacy_phy *phy = &dev->phy;
631 unsigned int i;
632 unsigned int max_loop;
633 u16 value;
634 u32 buffer[5] = {
635 0x00000000,
636 0x00D40000,
637 0x00000000,
638 0x01000000,
639 0x00000000,
640 };
641
642 switch (phy->type) {
643 case B43legacy_PHYTYPE_B:
644 case B43legacy_PHYTYPE_G:
645 max_loop = 0xFA;
646 buffer[0] = 0x000B846E;
647 break;
648 default:
649 B43legacy_BUG_ON(1);
650 return;
651 }
652
653 for (i = 0; i < 5; i++)
654 b43legacy_ram_write(dev, i * 4, buffer[i]);
655
656 /* dummy read follows */
e78c9d28 657 b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
75388acd
LF		 658
659 b43legacy_write16(dev, 0x0568, 0x0000);
660 b43legacy_write16(dev, 0x07C0, 0x0000);
661 b43legacy_write16(dev, 0x050C, 0x0000);
662 b43legacy_write16(dev, 0x0508, 0x0000);
663 b43legacy_write16(dev, 0x050A, 0x0000);
664 b43legacy_write16(dev, 0x054C, 0x0000);
665 b43legacy_write16(dev, 0x056A, 0x0014);
666 b43legacy_write16(dev, 0x0568, 0x0826);
667 b43legacy_write16(dev, 0x0500, 0x0000);
668 b43legacy_write16(dev, 0x0502, 0x0030);
669
670 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
671 b43legacy_radio_write16(dev, 0x0051, 0x0017);
672 for (i = 0x00; i < max_loop; i++) {
673 value = b43legacy_read16(dev, 0x050E);
674 if (value & 0x0080)
675 break;
676 udelay(10);
677 }
678 for (i = 0x00; i < 0x0A; i++) {
679 value = b43legacy_read16(dev, 0x050E);
680 if (value & 0x0400)
681 break;
682 udelay(10);
683 }
684 for (i = 0x00; i < 0x0A; i++) {
685 value = b43legacy_read16(dev, 0x0690);
686 if (!(value & 0x0100))
687 break;
688 udelay(10);
689 }
690 if (phy->radio_ver == 0x2050 && phy->radio_rev <= 0x5)
691 b43legacy_radio_write16(dev, 0x0051, 0x0037);
692}
693
694/* Turn the Analog ON/OFF */
695static void b43legacy_switch_analog(struct b43legacy_wldev *dev, int on)
696{
697 b43legacy_write16(dev, B43legacy_MMIO_PHY0, on ? 0 : 0xF4);
698}
699
700void b43legacy_wireless_core_reset(struct b43legacy_wldev *dev, u32 flags)
701{
702 u32 tmslow;
703 u32 macctl;
704
705 flags |= B43legacy_TMSLOW_PHYCLKEN;
706 flags |= B43legacy_TMSLOW_PHYRESET;
707 ssb_device_enable(dev->dev, flags);
708 msleep(2); /* Wait for the PLL to turn on. */
709
710 /* Now take the PHY out of Reset again */
711 tmslow = ssb_read32(dev->dev, SSB_TMSLOW);
712 tmslow |= SSB_TMSLOW_FGC;
713 tmslow &= ~B43legacy_TMSLOW_PHYRESET;
714 ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
715 ssb_read32(dev->dev, SSB_TMSLOW); /* flush */
716 msleep(1);
717 tmslow &= ~SSB_TMSLOW_FGC;
718 ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
719 ssb_read32(dev->dev, SSB_TMSLOW); /* flush */
720 msleep(1);
721
722 /* Turn Analog ON */
723 b43legacy_switch_analog(dev, 1);
724
725 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
726 macctl &= ~B43legacy_MACCTL_GMODE;
727 if (flags & B43legacy_TMSLOW_GMODE) {
728 macctl |= B43legacy_MACCTL_GMODE;
729 dev->phy.gmode = 1;
730 } else
731 dev->phy.gmode = 0;
732 macctl |= B43legacy_MACCTL_IHR_ENABLED;
733 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
734}
735
736static void handle_irq_transmit_status(struct b43legacy_wldev *dev)
737{
738 u32 v0;
739 u32 v1;
740 u16 tmp;
741 struct b43legacy_txstatus stat;
742
743 while (1) {
744 v0 = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_0);
745 if (!(v0 & 0x00000001))
746 break;
747 v1 = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_1);
748
749 stat.cookie = (v0 >> 16);
750 stat.seq = (v1 & 0x0000FFFF);
751 stat.phy_stat = ((v1 & 0x00FF0000) >> 16);
752 tmp = (v0 & 0x0000FFFF);
753 stat.frame_count = ((tmp & 0xF000) >> 12);
754 stat.rts_count = ((tmp & 0x0F00) >> 8);
755 stat.supp_reason = ((tmp & 0x001C) >> 2);
756 stat.pm_indicated = !!(tmp & 0x0080);
757 stat.intermediate = !!(tmp & 0x0040);
758 stat.for_ampdu = !!(tmp & 0x0020);
759 stat.acked = !!(tmp & 0x0002);
760
761 b43legacy_handle_txstatus(dev, &stat);
762 }
763}
764
765static void drain_txstatus_queue(struct b43legacy_wldev *dev)
766{
767 u32 dummy;
768
769 if (dev->dev->id.revision < 5)
770 return;
771 /* Read all entries from the microcode TXstatus FIFO
772 * and throw them away.
773 */
774 while (1) {
775 dummy = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_0);
776 if (!(dummy & 0x00000001))
777 break;
778 dummy = b43legacy_read32(dev, B43legacy_MMIO_XMITSTAT_1);
779 }
780}
781
782static u32 b43legacy_jssi_read(struct b43legacy_wldev *dev)
783{
784 u32 val = 0;
785
786 val = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x40A);
787 val <<= 16;
788 val |= b43legacy_shm_read16(dev, B43legacy_SHM_SHARED, 0x408);
789
790 return val;
791}
792
793static void b43legacy_jssi_write(struct b43legacy_wldev *dev, u32 jssi)
794{
795 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x408,
796 (jssi & 0x0000FFFF));
797 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x40A,
798 (jssi & 0xFFFF0000) >> 16);
799}
800
801static void b43legacy_generate_noise_sample(struct b43legacy_wldev *dev)
802{
803 b43legacy_jssi_write(dev, 0x7F7F7F7F);
e78c9d28 804 b43legacy_write32(dev, B43legacy_MMIO_MACCMD,
eed0fd21
SB		 805 b43legacy_read32(dev, B43legacy_MMIO_MACCMD)
806 | B43legacy_MACCMD_BGNOISE);
75388acd
LF		 807 B43legacy_WARN_ON(dev->noisecalc.channel_at_start !=
808 dev->phy.channel);
809}
810
811static void b43legacy_calculate_link_quality(struct b43legacy_wldev *dev)
812{
813 /* Top half of Link Quality calculation. */
814
815 if (dev->noisecalc.calculation_running)
816 return;
817 dev->noisecalc.channel_at_start = dev->phy.channel;
818 dev->noisecalc.calculation_running = 1;
819 dev->noisecalc.nr_samples = 0;
820
821 b43legacy_generate_noise_sample(dev);
822}
823
824static void handle_irq_noise(struct b43legacy_wldev *dev)
825{
826 struct b43legacy_phy *phy = &dev->phy;
827 u16 tmp;
828 u8 noise[4];
829 u8 i;
830 u8 j;
831 s32 average;
832
833 /* Bottom half of Link Quality calculation. */
834
835 B43legacy_WARN_ON(!dev->noisecalc.calculation_running);
836 if (dev->noisecalc.channel_at_start != phy->channel)
837 goto drop_calculation;
838 *((__le32 *)noise) = cpu_to_le32(b43legacy_jssi_read(dev));
839 if (noise[0] == 0x7F || noise[1] == 0x7F ||
840 noise[2] == 0x7F || noise[3] == 0x7F)
841 goto generate_new;
842
843 /* Get the noise samples. */
844 B43legacy_WARN_ON(dev->noisecalc.nr_samples >= 8);
845 i = dev->noisecalc.nr_samples;
ca21614d
HH		 846 noise[0] = clamp_val(noise[0], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
847 noise[1] = clamp_val(noise[1], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
848 noise[2] = clamp_val(noise[2], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
849 noise[3] = clamp_val(noise[3], 0, ARRAY_SIZE(phy->nrssi_lt) - 1);
75388acd
LF		 850 dev->noisecalc.samples[i][0] = phy->nrssi_lt[noise[0]];
851 dev->noisecalc.samples[i][1] = phy->nrssi_lt[noise[1]];
852 dev->noisecalc.samples[i][2] = phy->nrssi_lt[noise[2]];
853 dev->noisecalc.samples[i][3] = phy->nrssi_lt[noise[3]];
854 dev->noisecalc.nr_samples++;
855 if (dev->noisecalc.nr_samples == 8) {
856 /* Calculate the Link Quality by the noise samples. */
857 average = 0;
858 for (i = 0; i < 8; i++) {
859 for (j = 0; j < 4; j++)
860 average += dev->noisecalc.samples[i][j];
861 }
862 average /= (8 * 4);
863 average *= 125;
864 average += 64;
865 average /= 128;
866 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
867 0x40C);
868 tmp = (tmp / 128) & 0x1F;
869 if (tmp >= 8)
870 average += 2;
871 else
872 average -= 25;
873 if (tmp == 8)
874 average -= 72;
875 else
876 average -= 48;
877
878 dev->stats.link_noise = average;
879drop_calculation:
880 dev->noisecalc.calculation_running = 0;
881 return;
882 }
883generate_new:
884 b43legacy_generate_noise_sample(dev);
885}
886
887static void handle_irq_tbtt_indication(struct b43legacy_wldev *dev)
888{
05c914fe 889 if (b43legacy_is_mode(dev->wl, NL80211_IFTYPE_AP)) {
75388acd
LF		 890 /* TODO: PS TBTT */
891 } else {
892 if (1/*FIXME: the last PSpoll frame was sent successfully */)
893 b43legacy_power_saving_ctl_bits(dev, -1, -1);
894 }
05c914fe 895 if (b43legacy_is_mode(dev->wl, NL80211_IFTYPE_ADHOC))
eed0fd21 896 dev->dfq_valid = 1;
75388acd
LF		 897}
898
899static void handle_irq_atim_end(struct b43legacy_wldev *dev)
900{
eed0fd21
SB		 901 if (dev->dfq_valid) {
902 b43legacy_write32(dev, B43legacy_MMIO_MACCMD,
903 b43legacy_read32(dev, B43legacy_MMIO_MACCMD)
904 | B43legacy_MACCMD_DFQ_VALID);
905 dev->dfq_valid = 0;
906 }
75388acd
LF		 907}
908
909static void handle_irq_pmq(struct b43legacy_wldev *dev)
910{
911 u32 tmp;
912
913 /* TODO: AP mode. */
914
915 while (1) {
916 tmp = b43legacy_read32(dev, B43legacy_MMIO_PS_STATUS);
917 if (!(tmp & 0x00000008))
918 break;
919 }
920 /* 16bit write is odd, but correct. */
921 b43legacy_write16(dev, B43legacy_MMIO_PS_STATUS, 0x0002);
922}
923
924static void b43legacy_write_template_common(struct b43legacy_wldev *dev,
925 const u8 *data, u16 size,
926 u16 ram_offset,
927 u16 shm_size_offset, u8 rate)
928{
929 u32 i;
930 u32 tmp;
931 struct b43legacy_plcp_hdr4 plcp;
932
933 plcp.data = 0;
934 b43legacy_generate_plcp_hdr(&plcp, size + FCS_LEN, rate);
935 b43legacy_ram_write(dev, ram_offset, le32_to_cpu(plcp.data));
936 ram_offset += sizeof(u32);
937 /* The PLCP is 6 bytes long, but we only wrote 4 bytes, yet.
938 * So leave the first two bytes of the next write blank.
939 */
940 tmp = (u32)(data[0]) << 16;
941 tmp |= (u32)(data[1]) << 24;
942 b43legacy_ram_write(dev, ram_offset, tmp);
943 ram_offset += sizeof(u32);
944 for (i = 2; i < size; i += sizeof(u32)) {
945 tmp = (u32)(data[i + 0]);
946 if (i + 1 < size)
947 tmp |= (u32)(data[i + 1]) << 8;
948 if (i + 2 < size)
949 tmp |= (u32)(data[i + 2]) << 16;
950 if (i + 3 < size)
951 tmp |= (u32)(data[i + 3]) << 24;
952 b43legacy_ram_write(dev, ram_offset + i - 2, tmp);
953 }
954 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_size_offset,
955 size + sizeof(struct b43legacy_plcp_hdr6));
956}
957
958static void b43legacy_write_beacon_template(struct b43legacy_wldev *dev,
959 u16 ram_offset,
960 u16 shm_size_offset, u8 rate)
961{
75388acd 962
a297170d
SB		 963 unsigned int i, len, variable_len;
964 const struct ieee80211_mgmt *bcn;
965 const u8 *ie;
966 bool tim_found = 0;
967
968 bcn = (const struct ieee80211_mgmt *)(dev->wl->current_beacon->data);
969 len = min((size_t)dev->wl->current_beacon->len,
75388acd 970 0x200 - sizeof(struct b43legacy_plcp_hdr6));
a297170d
SB		 971
972 b43legacy_write_template_common(dev, (const u8 *)bcn, len, ram_offset,
75388acd 973 shm_size_offset, rate);
a297170d
SB		 974
975 /* Find the position of the TIM and the DTIM_period value
976 * and write them to SHM. */
977 ie = bcn->u.beacon.variable;
978 variable_len = len - offsetof(struct ieee80211_mgmt, u.beacon.variable);
979 for (i = 0; i < variable_len - 2; ) {
980 uint8_t ie_id, ie_len;
981
982 ie_id = ie[i];
983 ie_len = ie[i + 1];
984 if (ie_id == 5) {
985 u16 tim_position;
986 u16 dtim_period;
987 /* This is the TIM Information Element */
988
989 /* Check whether the ie_len is in the beacon data range. */
990 if (variable_len < ie_len + 2 + i)
991 break;
992 /* A valid TIM is at least 4 bytes long. */
993 if (ie_len < 4)
994 break;
995 tim_found = 1;
996
997 tim_position = sizeof(struct b43legacy_plcp_hdr6);
998 tim_position += offsetof(struct ieee80211_mgmt,
999 u.beacon.variable);
1000 tim_position += i;
1001
1002 dtim_period = ie[i + 3];
1003
1004 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
1005 B43legacy_SHM_SH_TIMPOS, tim_position);
1006 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
1007 B43legacy_SHM_SH_DTIMP, dtim_period);
1008 break;
1009 }
1010 i += ie_len + 2;
1011 }
1012 if (!tim_found) {
1013 b43legacywarn(dev->wl, "Did not find a valid TIM IE in the "
1014 "beacon template packet. AP or IBSS operation "
1015 "may be broken.\n");
1016 }
75388acd
LF		 1017}
1018
1019static void b43legacy_write_probe_resp_plcp(struct b43legacy_wldev *dev,
1020 u16 shm_offset, u16 size,
8318d78a 1021 struct ieee80211_rate *rate)
75388acd
LF		 1022{
1023 struct b43legacy_plcp_hdr4 plcp;
1024 u32 tmp;
1025 __le16 dur;
1026
1027 plcp.data = 0;
8318d78a 1028 b43legacy_generate_plcp_hdr(&plcp, size + FCS_LEN, rate->bitrate);
75388acd 1029 dur = ieee80211_generic_frame_duration(dev->wl->hw,
32bfd35d 1030 dev->wl->vif,
75388acd 1031 size,
8318d78a 1032 rate);
75388acd
LF		 1033 /* Write PLCP in two parts and timing for packet transfer */
1034 tmp = le32_to_cpu(plcp.data);
1035 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset,
1036 tmp & 0xFFFF);
1037 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset + 2,
1038 tmp >> 16);
1039 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, shm_offset + 6,
1040 le16_to_cpu(dur));
1041}
1042
1043/* Instead of using custom probe response template, this function
1044 * just patches custom beacon template by:
1045 * 1) Changing packet type
1046 * 2) Patching duration field
1047 * 3) Stripping TIM
1048 */
a297170d
SB		 1049static const u8 *b43legacy_generate_probe_resp(struct b43legacy_wldev *dev,
1050 u16 *dest_size,
1051 struct ieee80211_rate *rate)
75388acd
LF		 1052{
1053 const u8 *src_data;
1054 u8 *dest_data;
a297170d 1055 u16 src_size, elem_size, src_pos, dest_pos;
75388acd
LF		 1056 __le16 dur;
1057 struct ieee80211_hdr *hdr;
a297170d
SB		 1058 size_t ie_start;
1059
1060 src_size = dev->wl->current_beacon->len;
1061 src_data = (const u8 *)dev->wl->current_beacon->data;
75388acd 1062
a297170d
SB		 1063 /* Get the start offset of the variable IEs in the packet. */
1064 ie_start = offsetof(struct ieee80211_mgmt, u.probe_resp.variable);
1065 B43legacy_WARN_ON(ie_start != offsetof(struct ieee80211_mgmt,
1066 u.beacon.variable));
75388acd 1067
4688be30 1068 if (B43legacy_WARN_ON(src_size < ie_start))
75388acd 1069 return NULL;
75388acd
LF		 1070
1071 dest_data = kmalloc(src_size, GFP_ATOMIC);
1072 if (unlikely(!dest_data))
1073 return NULL;
1074
a297170d
SB		 1075 /* Copy the static data and all Information Elements, except the TIM. */
1076 memcpy(dest_data, src_data, ie_start);
1077 src_pos = ie_start;
1078 dest_pos = ie_start;
1079 for ( ; src_pos < src_size - 2; src_pos += elem_size) {
75388acd 1080 elem_size = src_data[src_pos + 1] + 2;
a297170d
SB		 1081 if (src_data[src_pos] == 5) {
1082 /* This is the TIM. */
1083 continue;
75388acd 1084 }
a297170d
SB		 1085 memcpy(dest_data + dest_pos, src_data + src_pos, elem_size);
1086 dest_pos += elem_size;
75388acd
LF		 1087 }
1088 *dest_size = dest_pos;
1089 hdr = (struct ieee80211_hdr *)dest_data;
1090
1091 /* Set the frame control. */
1092 hdr->frame_control = cpu_to_le16(IEEE80211_FTYPE_MGMT |
1093 IEEE80211_STYPE_PROBE_RESP);
1094 dur = ieee80211_generic_frame_duration(dev->wl->hw,
32bfd35d 1095 dev->wl->vif,
75388acd 1096 *dest_size,
8318d78a 1097 rate);
75388acd
LF		 1098 hdr->duration_id = dur;
1099
1100 return dest_data;
1101}
1102
1103static void b43legacy_write_probe_resp_template(struct b43legacy_wldev *dev,
1104 u16 ram_offset,
8318d78a
JB		 1105 u16 shm_size_offset,
1106 struct ieee80211_rate *rate)
75388acd 1107{
a297170d 1108 const u8 *probe_resp_data;
75388acd
LF		 1109 u16 size;
1110
a297170d 1111 size = dev->wl->current_beacon->len;
75388acd
LF		 1112 probe_resp_data = b43legacy_generate_probe_resp(dev, &size, rate);
1113 if (unlikely(!probe_resp_data))
1114 return;
1115
1116 /* Looks like PLCP headers plus packet timings are stored for
1117 * all possible basic rates
1118 */
1119 b43legacy_write_probe_resp_plcp(dev, 0x31A, size,
8318d78a 1120 &b43legacy_b_ratetable[0]);
75388acd 1121 b43legacy_write_probe_resp_plcp(dev, 0x32C, size,
8318d78a 1122 &b43legacy_b_ratetable[1]);
75388acd 1123 b43legacy_write_probe_resp_plcp(dev, 0x33E, size,
8318d78a 1124 &b43legacy_b_ratetable[2]);
75388acd 1125 b43legacy_write_probe_resp_plcp(dev, 0x350, size,
8318d78a 1126 &b43legacy_b_ratetable[3]);
75388acd
LF		 1127
1128 size = min((size_t)size,
1129 0x200 - sizeof(struct b43legacy_plcp_hdr6));
1130 b43legacy_write_template_common(dev, probe_resp_data,
1131 size, ram_offset,
8318d78a 1132 shm_size_offset, rate->bitrate);
75388acd
LF		 1133 kfree(probe_resp_data);
1134}
1135
a297170d
SB		 1136/* Asynchronously update the packet templates in template RAM.
1137 * Locking: Requires wl->irq_lock to be locked. */
9d139c81 1138static void b43legacy_update_templates(struct b43legacy_wl *wl)
75388acd 1139{
9d139c81 1140 struct sk_buff *beacon;
a297170d
SB		 1141 /* This is the top half of the ansynchronous beacon update. The bottom
1142 * half is the beacon IRQ. Beacon update must be asynchronous to avoid
1143 * sending an invalid beacon. This can happen for example, if the
1144 * firmware transmits a beacon while we are updating it. */
75388acd 1145
9d139c81
JB		 1146 /* We could modify the existing beacon and set the aid bit in the TIM
1147 * field, but that would probably require resizing and moving of data
1148 * within the beacon template. Simply request a new beacon and let
1149 * mac80211 do the hard work. */
1150 beacon = ieee80211_beacon_get(wl->hw, wl->vif);
1151 if (unlikely(!beacon))
1152 return;
1153
a297170d
SB		 1154 if (wl->current_beacon)
1155 dev_kfree_skb_any(wl->current_beacon);
1156 wl->current_beacon = beacon;
1157 wl->beacon0_uploaded = 0;
1158 wl->beacon1_uploaded = 0;
75388acd
LF		 1159}
1160
75388acd
LF		 1161static void b43legacy_set_beacon_int(struct b43legacy_wldev *dev,
1162 u16 beacon_int)
1163{
1164 b43legacy_time_lock(dev);
1165 if (dev->dev->id.revision >= 3)
1166 b43legacy_write32(dev, 0x188, (beacon_int << 16));
1167 else {
1168 b43legacy_write16(dev, 0x606, (beacon_int >> 6));
1169 b43legacy_write16(dev, 0x610, beacon_int);
1170 }
1171 b43legacy_time_unlock(dev);
1172}
1173
1174static void handle_irq_beacon(struct b43legacy_wldev *dev)
1175{
a297170d
SB		 1176 struct b43legacy_wl *wl = dev->wl;
1177 u32 cmd;
75388acd 1178
05c914fe 1179 if (!b43legacy_is_mode(wl, NL80211_IFTYPE_AP))
75388acd
LF		 1180 return;
1181
a297170d 1182 /* This is the bottom half of the asynchronous beacon update. */
75388acd 1183
a297170d
SB		 1184 cmd = b43legacy_read32(dev, B43legacy_MMIO_MACCMD);
1185 if (!(cmd & B43legacy_MACCMD_BEACON0_VALID)) {
1186 if (!wl->beacon0_uploaded) {
1187 b43legacy_write_beacon_template(dev, 0x68,
1188 B43legacy_SHM_SH_BTL0,
1189 B43legacy_CCK_RATE_1MB);
1190 b43legacy_write_probe_resp_template(dev, 0x268,
1191 B43legacy_SHM_SH_PRTLEN,
1192 &__b43legacy_ratetable[3]);
1193 wl->beacon0_uploaded = 1;
1194 }
1195 cmd |= B43legacy_MACCMD_BEACON0_VALID;
1196 }
1197 if (!(cmd & B43legacy_MACCMD_BEACON1_VALID)) {
1198 if (!wl->beacon1_uploaded) {
1199 b43legacy_write_beacon_template(dev, 0x468,
1200 B43legacy_SHM_SH_BTL1,
1201 B43legacy_CCK_RATE_1MB);
1202 wl->beacon1_uploaded = 1;
1203 }
1204 cmd |= B43legacy_MACCMD_BEACON1_VALID;
75388acd 1205 }
a297170d 1206 b43legacy_write32(dev, B43legacy_MMIO_MACCMD, cmd);
75388acd
LF		 1207}
1208
1209static void handle_irq_ucode_debug(struct b43legacy_wldev *dev)
1210{
1211}
1212
1213/* Interrupt handler bottom-half */
1214static void b43legacy_interrupt_tasklet(struct b43legacy_wldev *dev)
1215{
1216 u32 reason;
1217 u32 dma_reason[ARRAY_SIZE(dev->dma_reason)];
1218 u32 merged_dma_reason = 0;
1219 int i;
75388acd
LF		 1220 unsigned long flags;
1221
1222 spin_lock_irqsave(&dev->wl->irq_lock, flags);
1223
1224 B43legacy_WARN_ON(b43legacy_status(dev) <
1225 B43legacy_STAT_INITIALIZED);
1226
1227 reason = dev->irq_reason;
1228 for (i = 0; i < ARRAY_SIZE(dma_reason); i++) {
1229 dma_reason[i] = dev->dma_reason[i];
1230 merged_dma_reason |= dma_reason[i];
1231 }
1232
1233 if (unlikely(reason & B43legacy_IRQ_MAC_TXERR))
1234 b43legacyerr(dev->wl, "MAC transmission error\n");
1235
a293ee99 1236 if (unlikely(reason & B43legacy_IRQ_PHY_TXERR)) {
75388acd 1237 b43legacyerr(dev->wl, "PHY transmission error\n");
a293ee99
SB		 1238 rmb();
1239 if (unlikely(atomic_dec_and_test(&dev->phy.txerr_cnt))) {
1240 b43legacyerr(dev->wl, "Too many PHY TX errors, "
1241 "restarting the controller\n");
1242 b43legacy_controller_restart(dev, "PHY TX errors");
1243 }
1244 }
75388acd
LF		 1245
1246 if (unlikely(merged_dma_reason & (B43legacy_DMAIRQ_FATALMASK |
1247 B43legacy_DMAIRQ_NONFATALMASK))) {
1248 if (merged_dma_reason & B43legacy_DMAIRQ_FATALMASK) {
1249 b43legacyerr(dev->wl, "Fatal DMA error: "
1250 "0x%08X, 0x%08X, 0x%08X, "
1251 "0x%08X, 0x%08X, 0x%08X\n",
1252 dma_reason[0], dma_reason[1],
1253 dma_reason[2], dma_reason[3],
1254 dma_reason[4], dma_reason[5]);
1255 b43legacy_controller_restart(dev, "DMA error");
1256 mmiowb();
1257 spin_unlock_irqrestore(&dev->wl->irq_lock, flags);
1258 return;
1259 }
1260 if (merged_dma_reason & B43legacy_DMAIRQ_NONFATALMASK)
1261 b43legacyerr(dev->wl, "DMA error: "
1262 "0x%08X, 0x%08X, 0x%08X, "
1263 "0x%08X, 0x%08X, 0x%08X\n",
1264 dma_reason[0], dma_reason[1],
1265 dma_reason[2], dma_reason[3],
1266 dma_reason[4], dma_reason[5]);
1267 }
1268
1269 if (unlikely(reason & B43legacy_IRQ_UCODE_DEBUG))
1270 handle_irq_ucode_debug(dev);
1271 if (reason & B43legacy_IRQ_TBTT_INDI)
1272 handle_irq_tbtt_indication(dev);
1273 if (reason & B43legacy_IRQ_ATIM_END)
1274 handle_irq_atim_end(dev);
1275 if (reason & B43legacy_IRQ_BEACON)
1276 handle_irq_beacon(dev);
1277 if (reason & B43legacy_IRQ_PMQ)
1278 handle_irq_pmq(dev);
1279 if (reason & B43legacy_IRQ_TXFIFO_FLUSH_OK)
1280 ;/*TODO*/
1281 if (reason & B43legacy_IRQ_NOISESAMPLE_OK)
1282 handle_irq_noise(dev);
1283
1284 /* Check the DMA reason registers for received data. */
1285 if (dma_reason[0] & B43legacy_DMAIRQ_RX_DONE) {
1286 if (b43legacy_using_pio(dev))
1287 b43legacy_pio_rx(dev->pio.queue0);
1288 else
1289 b43legacy_dma_rx(dev->dma.rx_ring0);
75388acd
LF		 1290 }
1291 B43legacy_WARN_ON(dma_reason[1] & B43legacy_DMAIRQ_RX_DONE);
1292 B43legacy_WARN_ON(dma_reason[2] & B43legacy_DMAIRQ_RX_DONE);
1293 if (dma_reason[3] & B43legacy_DMAIRQ_RX_DONE) {
1294 if (b43legacy_using_pio(dev))
1295 b43legacy_pio_rx(dev->pio.queue3);
1296 else
1297 b43legacy_dma_rx(dev->dma.rx_ring3);
75388acd
LF		 1298 }
1299 B43legacy_WARN_ON(dma_reason[4] & B43legacy_DMAIRQ_RX_DONE);
1300 B43legacy_WARN_ON(dma_reason[5] & B43legacy_DMAIRQ_RX_DONE);
1301
ba48f7bb 1302 if (reason & B43legacy_IRQ_TX_OK)
75388acd 1303 handle_irq_transmit_status(dev);
75388acd 1304
75388acd
LF		 1305 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
1306 mmiowb();
1307 spin_unlock_irqrestore(&dev->wl->irq_lock, flags);
1308}
1309
1310static void pio_irq_workaround(struct b43legacy_wldev *dev,
1311 u16 base, int queueidx)
1312{
1313 u16 rxctl;
1314
1315 rxctl = b43legacy_read16(dev, base + B43legacy_PIO_RXCTL);
1316 if (rxctl & B43legacy_PIO_RXCTL_DATAAVAILABLE)
1317 dev->dma_reason[queueidx] |= B43legacy_DMAIRQ_RX_DONE;
1318 else
1319 dev->dma_reason[queueidx] &= ~B43legacy_DMAIRQ_RX_DONE;
1320}
1321
1322static void b43legacy_interrupt_ack(struct b43legacy_wldev *dev, u32 reason)
1323{
1324 if (b43legacy_using_pio(dev) &&
1325 (dev->dev->id.revision < 3) &&
1326 (!(reason & B43legacy_IRQ_PIO_WORKAROUND))) {
1327 /* Apply a PIO specific workaround to the dma_reasons */
1328 pio_irq_workaround(dev, B43legacy_MMIO_PIO1_BASE, 0);
1329 pio_irq_workaround(dev, B43legacy_MMIO_PIO2_BASE, 1);
1330 pio_irq_workaround(dev, B43legacy_MMIO_PIO3_BASE, 2);
1331 pio_irq_workaround(dev, B43legacy_MMIO_PIO4_BASE, 3);
1332 }
1333
1334 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON, reason);
1335
1336 b43legacy_write32(dev, B43legacy_MMIO_DMA0_REASON,
1337 dev->dma_reason[0]);
1338 b43legacy_write32(dev, B43legacy_MMIO_DMA1_REASON,
1339 dev->dma_reason[1]);
1340 b43legacy_write32(dev, B43legacy_MMIO_DMA2_REASON,
1341 dev->dma_reason[2]);
1342 b43legacy_write32(dev, B43legacy_MMIO_DMA3_REASON,
1343 dev->dma_reason[3]);
1344 b43legacy_write32(dev, B43legacy_MMIO_DMA4_REASON,
1345 dev->dma_reason[4]);
1346 b43legacy_write32(dev, B43legacy_MMIO_DMA5_REASON,
1347 dev->dma_reason[5]);
1348}
1349
1350/* Interrupt handler top-half */
1351static irqreturn_t b43legacy_interrupt_handler(int irq, void *dev_id)
1352{
1353 irqreturn_t ret = IRQ_NONE;
1354 struct b43legacy_wldev *dev = dev_id;
1355 u32 reason;
1356
1357 if (!dev)
1358 return IRQ_NONE;
1359
1360 spin_lock(&dev->wl->irq_lock);
1361
1362 if (b43legacy_status(dev) < B43legacy_STAT_STARTED)
1363 goto out;
1364 reason = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1365 if (reason == 0xffffffff) /* shared IRQ */
1366 goto out;
1367 ret = IRQ_HANDLED;
1368 reason &= b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK);
1369 if (!reason)
1370 goto out;
1371
1372 dev->dma_reason[0] = b43legacy_read32(dev,
1373 B43legacy_MMIO_DMA0_REASON)
1374 & 0x0001DC00;
1375 dev->dma_reason[1] = b43legacy_read32(dev,
1376 B43legacy_MMIO_DMA1_REASON)
1377 & 0x0000DC00;
1378 dev->dma_reason[2] = b43legacy_read32(dev,
1379 B43legacy_MMIO_DMA2_REASON)
1380 & 0x0000DC00;
1381 dev->dma_reason[3] = b43legacy_read32(dev,
1382 B43legacy_MMIO_DMA3_REASON)
1383 & 0x0001DC00;
1384 dev->dma_reason[4] = b43legacy_read32(dev,
1385 B43legacy_MMIO_DMA4_REASON)
1386 & 0x0000DC00;
1387 dev->dma_reason[5] = b43legacy_read32(dev,
1388 B43legacy_MMIO_DMA5_REASON)
1389 & 0x0000DC00;
1390
1391 b43legacy_interrupt_ack(dev, reason);
1392 /* disable all IRQs. They are enabled again in the bottom half. */
1393 dev->irq_savedstate = b43legacy_interrupt_disable(dev,
1394 B43legacy_IRQ_ALL);
1395 /* save the reason code and call our bottom half. */
1396 dev->irq_reason = reason;
1397 tasklet_schedule(&dev->isr_tasklet);
1398out:
1399 mmiowb();
1400 spin_unlock(&dev->wl->irq_lock);
1401
1402 return ret;
1403}
1404
1405static void b43legacy_release_firmware(struct b43legacy_wldev *dev)
1406{
1407 release_firmware(dev->fw.ucode);
1408 dev->fw.ucode = NULL;
1409 release_firmware(dev->fw.pcm);
1410 dev->fw.pcm = NULL;
1411 release_firmware(dev->fw.initvals);
1412 dev->fw.initvals = NULL;
1413 release_firmware(dev->fw.initvals_band);
1414 dev->fw.initvals_band = NULL;
1415}
1416
1417static void b43legacy_print_fw_helptext(struct b43legacy_wl *wl)
1418{
1419 b43legacyerr(wl, "You must go to http://linuxwireless.org/en/users/"
354807e0 1420 "Drivers/b43#devicefirmware "
75388acd
LF		 1421 "and download the correct firmware (version 3).\n");
1422}
1423
1424static int do_request_fw(struct b43legacy_wldev *dev,
1425 const char *name,
1426 const struct firmware **fw)
1427{
1428 char path[sizeof(modparam_fwpostfix) + 32];
1429 struct b43legacy_fw_header *hdr;
1430 u32 size;
1431 int err;
1432
1433 if (!name)
1434 return 0;
1435
1436 snprintf(path, ARRAY_SIZE(path),
1437 "b43legacy%s/%s.fw",
1438 modparam_fwpostfix, name);
1439 err = request_firmware(fw, path, dev->dev->dev);
1440 if (err) {
1441 b43legacyerr(dev->wl, "Firmware file \"%s\" not found "
1442 "or load failed.\n", path);
1443 return err;
1444 }
1445 if ((*fw)->size < sizeof(struct b43legacy_fw_header))
1446 goto err_format;
1447 hdr = (struct b43legacy_fw_header *)((*fw)->data);
1448 switch (hdr->type) {
1449 case B43legacy_FW_TYPE_UCODE:
1450 case B43legacy_FW_TYPE_PCM:
1451 size = be32_to_cpu(hdr->size);
1452 if (size != (*fw)->size - sizeof(struct b43legacy_fw_header))
1453 goto err_format;
1454 /* fallthrough */
1455 case B43legacy_FW_TYPE_IV:
1456 if (hdr->ver != 1)
1457 goto err_format;
1458 break;
1459 default:
1460 goto err_format;
1461 }
1462
1463 return err;
1464
1465err_format:
1466 b43legacyerr(dev->wl, "Firmware file \"%s\" format error.\n", path);
1467 return -EPROTO;
1468}
1469
1470static int b43legacy_request_firmware(struct b43legacy_wldev *dev)
1471{
1472 struct b43legacy_firmware *fw = &dev->fw;
1473 const u8 rev = dev->dev->id.revision;
1474 const char *filename;
1475 u32 tmshigh;
1476 int err;
1477
1478 tmshigh = ssb_read32(dev->dev, SSB_TMSHIGH);
1479 if (!fw->ucode) {
1480 if (rev == 2)
1481 filename = "ucode2";
1482 else if (rev == 4)
1483 filename = "ucode4";
1484 else
1485 filename = "ucode5";
1486 err = do_request_fw(dev, filename, &fw->ucode);
1487 if (err)
1488 goto err_load;
1489 }
1490 if (!fw->pcm) {
1491 if (rev < 5)
1492 filename = "pcm4";
1493 else
1494 filename = "pcm5";
1495 err = do_request_fw(dev, filename, &fw->pcm);
1496 if (err)
1497 goto err_load;
1498 }
1499 if (!fw->initvals) {
1500 switch (dev->phy.type) {
385f848a 1501 case B43legacy_PHYTYPE_B:
75388acd
LF		 1502 case B43legacy_PHYTYPE_G:
1503 if ((rev >= 5) && (rev <= 10))
1504 filename = "b0g0initvals5";
1505 else if (rev == 2 || rev == 4)
1506 filename = "b0g0initvals2";
1507 else
1508 goto err_no_initvals;
1509 break;
1510 default:
1511 goto err_no_initvals;
1512 }
1513 err = do_request_fw(dev, filename, &fw->initvals);
1514 if (err)
1515 goto err_load;
1516 }
1517 if (!fw->initvals_band) {
1518 switch (dev->phy.type) {
385f848a 1519 case B43legacy_PHYTYPE_B:
75388acd
LF		 1520 case B43legacy_PHYTYPE_G:
1521 if ((rev >= 5) && (rev <= 10))
1522 filename = "b0g0bsinitvals5";
1523 else if (rev >= 11)
1524 filename = NULL;
1525 else if (rev == 2 || rev == 4)
1526 filename = NULL;
1527 else
1528 goto err_no_initvals;
1529 break;
1530 default:
1531 goto err_no_initvals;
1532 }
1533 err = do_request_fw(dev, filename, &fw->initvals_band);
1534 if (err)
1535 goto err_load;
1536 }
1537
1538 return 0;
1539
1540err_load:
1541 b43legacy_print_fw_helptext(dev->wl);
1542 goto error;
1543
1544err_no_initvals:
1545 err = -ENODEV;
1546 b43legacyerr(dev->wl, "No Initial Values firmware file for PHY %u, "
1547 "core rev %u\n", dev->phy.type, rev);
1548 goto error;
1549
1550error:
1551 b43legacy_release_firmware(dev);
1552 return err;
1553}
1554
1555static int b43legacy_upload_microcode(struct b43legacy_wldev *dev)
1556{
1557 const size_t hdr_len = sizeof(struct b43legacy_fw_header);
1558 const __be32 *data;
1559 unsigned int i;
1560 unsigned int len;
1561 u16 fwrev;
1562 u16 fwpatch;
1563 u16 fwdate;
1564 u16 fwtime;
e78c9d28 1565 u32 tmp, macctl;
75388acd
LF		 1566 int err = 0;
1567
e78c9d28
SB		 1568 /* Jump the microcode PSM to offset 0 */
1569 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1570 B43legacy_WARN_ON(macctl & B43legacy_MACCTL_PSM_RUN);
1571 macctl |= B43legacy_MACCTL_PSM_JMP0;
1572 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
1573 /* Zero out all microcode PSM registers and shared memory. */
1574 for (i = 0; i < 64; i++)
1575 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, i, 0);
1576 for (i = 0; i < 4096; i += 2)
1577 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, i, 0);
1578
75388acd
LF		 1579 /* Upload Microcode. */
1580 data = (__be32 *) (dev->fw.ucode->data + hdr_len);
1581 len = (dev->fw.ucode->size - hdr_len) / sizeof(__be32);
1582 b43legacy_shm_control_word(dev,
1583 B43legacy_SHM_UCODE |
1584 B43legacy_SHM_AUTOINC_W,
1585 0x0000);
1586 for (i = 0; i < len; i++) {
1587 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA,
1588 be32_to_cpu(data[i]));
1589 udelay(10);
1590 }
1591
1592 if (dev->fw.pcm) {
1593 /* Upload PCM data. */
1594 data = (__be32 *) (dev->fw.pcm->data + hdr_len);
1595 len = (dev->fw.pcm->size - hdr_len) / sizeof(__be32);
1596 b43legacy_shm_control_word(dev, B43legacy_SHM_HW, 0x01EA);
1597 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA, 0x00004000);
1598 /* No need for autoinc bit in SHM_HW */
1599 b43legacy_shm_control_word(dev, B43legacy_SHM_HW, 0x01EB);
1600 for (i = 0; i < len; i++) {
1601 b43legacy_write32(dev, B43legacy_MMIO_SHM_DATA,
1602 be32_to_cpu(data[i]));
1603 udelay(10);
1604 }
1605 }
1606
1607 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON,
1608 B43legacy_IRQ_ALL);
e78c9d28
SB		 1609
1610 /* Start the microcode PSM */
1611 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1612 macctl &= ~B43legacy_MACCTL_PSM_JMP0;
1613 macctl |= B43legacy_MACCTL_PSM_RUN;
1614 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
75388acd
LF		 1615
1616 /* Wait for the microcode to load and respond */
1617 i = 0;
1618 while (1) {
1619 tmp = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1620 if (tmp == B43legacy_IRQ_MAC_SUSPENDED)
1621 break;
1622 i++;
1623 if (i >= B43legacy_IRQWAIT_MAX_RETRIES) {
1624 b43legacyerr(dev->wl, "Microcode not responding\n");
1625 b43legacy_print_fw_helptext(dev->wl);
1626 err = -ENODEV;
e78c9d28
SB		 1627 goto error;
1628 }
1629 msleep_interruptible(50);
1630 if (signal_pending(current)) {
1631 err = -EINTR;
1632 goto error;
75388acd 1633 }
75388acd
LF		 1634 }
1635 /* dummy read follows */
1636 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1637
1638 /* Get and check the revisions. */
1639 fwrev = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1640 B43legacy_SHM_SH_UCODEREV);
1641 fwpatch = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1642 B43legacy_SHM_SH_UCODEPATCH);
1643 fwdate = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1644 B43legacy_SHM_SH_UCODEDATE);
1645 fwtime = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
1646 B43legacy_SHM_SH_UCODETIME);
1647
1648 if (fwrev > 0x128) {
1649 b43legacyerr(dev->wl, "YOU ARE TRYING TO LOAD V4 FIRMWARE."
1650 " Only firmware from binary drivers version 3.x"
1651 " is supported. You must change your firmware"
1652 " files.\n");
1653 b43legacy_print_fw_helptext(dev->wl);
75388acd 1654 err = -EOPNOTSUPP;
e78c9d28 1655 goto error;
75388acd 1656 }
cfbc35b6
SB		 1657 b43legacyinfo(dev->wl, "Loading firmware version 0x%X, patch level %u "
1658 "(20%.2i-%.2i-%.2i %.2i:%.2i:%.2i)\n", fwrev, fwpatch,
1659 (fwdate >> 12) & 0xF, (fwdate >> 8) & 0xF, fwdate & 0xFF,
1660 (fwtime >> 11) & 0x1F, (fwtime >> 5) & 0x3F,
1661 fwtime & 0x1F);
75388acd
LF		 1662
1663 dev->fw.rev = fwrev;
1664 dev->fw.patch = fwpatch;
1665
e78c9d28
SB		 1666 return 0;
1667
1668error:
1669 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1670 macctl &= ~B43legacy_MACCTL_PSM_RUN;
1671 macctl |= B43legacy_MACCTL_PSM_JMP0;
1672 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
1673
75388acd
LF		 1674 return err;
1675}
1676
1677static int b43legacy_write_initvals(struct b43legacy_wldev *dev,
1678 const struct b43legacy_iv *ivals,
1679 size_t count,
1680 size_t array_size)
1681{
1682 const struct b43legacy_iv *iv;
1683 u16 offset;
1684 size_t i;
1685 bool bit32;
1686
1687 BUILD_BUG_ON(sizeof(struct b43legacy_iv) != 6);
1688 iv = ivals;
1689 for (i = 0; i < count; i++) {
1690 if (array_size < sizeof(iv->offset_size))
1691 goto err_format;
1692 array_size -= sizeof(iv->offset_size);
1693 offset = be16_to_cpu(iv->offset_size);
1694 bit32 = !!(offset & B43legacy_IV_32BIT);
1695 offset &= B43legacy_IV_OFFSET_MASK;
1696 if (offset >= 0x1000)
1697 goto err_format;
1698 if (bit32) {
1699 u32 value;
1700
1701 if (array_size < sizeof(iv->data.d32))
1702 goto err_format;
1703 array_size -= sizeof(iv->data.d32);
1704
533dd1b0 1705 value = get_unaligned_be32(&iv->data.d32);
75388acd
LF		 1706 b43legacy_write32(dev, offset, value);
1707
1708 iv = (const struct b43legacy_iv *)((const uint8_t *)iv +
1709 sizeof(__be16) +
1710 sizeof(__be32));
1711 } else {
1712 u16 value;
1713
1714 if (array_size < sizeof(iv->data.d16))
1715 goto err_format;
1716 array_size -= sizeof(iv->data.d16);
1717
1718 value = be16_to_cpu(iv->data.d16);
1719 b43legacy_write16(dev, offset, value);
1720
1721 iv = (const struct b43legacy_iv *)((const uint8_t *)iv +
1722 sizeof(__be16) +
1723 sizeof(__be16));
1724 }
1725 }
1726 if (array_size)
1727 goto err_format;
1728
1729 return 0;
1730
1731err_format:
1732 b43legacyerr(dev->wl, "Initial Values Firmware file-format error.\n");
1733 b43legacy_print_fw_helptext(dev->wl);
1734
1735 return -EPROTO;
1736}
1737
1738static int b43legacy_upload_initvals(struct b43legacy_wldev *dev)
1739{
1740 const size_t hdr_len = sizeof(struct b43legacy_fw_header);
1741 const struct b43legacy_fw_header *hdr;
1742 struct b43legacy_firmware *fw = &dev->fw;
1743 const struct b43legacy_iv *ivals;
1744 size_t count;
1745 int err;
1746
1747 hdr = (const struct b43legacy_fw_header *)(fw->initvals->data);
1748 ivals = (const struct b43legacy_iv *)(fw->initvals->data + hdr_len);
1749 count = be32_to_cpu(hdr->size);
1750 err = b43legacy_write_initvals(dev, ivals, count,
1751 fw->initvals->size - hdr_len);
1752 if (err)
1753 goto out;
1754 if (fw->initvals_band) {
1755 hdr = (const struct b43legacy_fw_header *)
1756 (fw->initvals_band->data);
1757 ivals = (const struct b43legacy_iv *)(fw->initvals_band->data
1758 + hdr_len);
1759 count = be32_to_cpu(hdr->size);
1760 err = b43legacy_write_initvals(dev, ivals, count,
1761 fw->initvals_band->size - hdr_len);
1762 if (err)
1763 goto out;
1764 }
1765out:
1766
1767 return err;
1768}
1769
1770/* Initialize the GPIOs
1771 * http://bcm-specs.sipsolutions.net/GPIO
1772 */
1773static int b43legacy_gpio_init(struct b43legacy_wldev *dev)
1774{
1775 struct ssb_bus *bus = dev->dev->bus;
1776 struct ssb_device *gpiodev, *pcidev = NULL;
1777 u32 mask;
1778 u32 set;
1779
e78c9d28 1780 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1781 b43legacy_read32(dev,
e78c9d28 1782 B43legacy_MMIO_MACCTL)
75388acd
LF		 1783 & 0xFFFF3FFF);
1784
75388acd
LF		 1785 b43legacy_write16(dev, B43legacy_MMIO_GPIO_MASK,
1786 b43legacy_read16(dev,
1787 B43legacy_MMIO_GPIO_MASK)
1788 | 0x000F);
1789
1790 mask = 0x0000001F;
1791 set = 0x0000000F;
1792 if (dev->dev->bus->chip_id == 0x4301) {
1793 mask |= 0x0060;
1794 set |= 0x0060;
1795 }
7797aa38 1796 if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_PACTRL) {
75388acd
LF		 1797 b43legacy_write16(dev, B43legacy_MMIO_GPIO_MASK,
1798 b43legacy_read16(dev,
1799 B43legacy_MMIO_GPIO_MASK)
1800 | 0x0200);
1801 mask |= 0x0200;
1802 set |= 0x0200;
1803 }
1804 if (dev->dev->id.revision >= 2)
1805 mask |= 0x0010; /* FIXME: This is redundant. */
1806
1807#ifdef CONFIG_SSB_DRIVER_PCICORE
1808 pcidev = bus->pcicore.dev;
1809#endif
1810 gpiodev = bus->chipco.dev ? : pcidev;
1811 if (!gpiodev)
1812 return 0;
1813 ssb_write32(gpiodev, B43legacy_GPIO_CONTROL,
1814 (ssb_read32(gpiodev, B43legacy_GPIO_CONTROL)
1815 & mask) | set);
1816
1817 return 0;
1818}
1819
1820/* Turn off all GPIO stuff. Call this on module unload, for example. */
1821static void b43legacy_gpio_cleanup(struct b43legacy_wldev *dev)
1822{
1823 struct ssb_bus *bus = dev->dev->bus;
1824 struct ssb_device *gpiodev, *pcidev = NULL;
1825
1826#ifdef CONFIG_SSB_DRIVER_PCICORE
1827 pcidev = bus->pcicore.dev;
1828#endif
1829 gpiodev = bus->chipco.dev ? : pcidev;
1830 if (!gpiodev)
1831 return;
1832 ssb_write32(gpiodev, B43legacy_GPIO_CONTROL, 0);
1833}
1834
1835/* http://bcm-specs.sipsolutions.net/EnableMac */
1836void b43legacy_mac_enable(struct b43legacy_wldev *dev)
1837{
1838 dev->mac_suspended--;
1839 B43legacy_WARN_ON(dev->mac_suspended < 0);
f34eb692 1840 B43legacy_WARN_ON(irqs_disabled());
75388acd 1841 if (dev->mac_suspended == 0) {
e78c9d28 1842 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1843 b43legacy_read32(dev,
e78c9d28
SB		 1844 B43legacy_MMIO_MACCTL)
1845 | B43legacy_MACCTL_ENABLED);
75388acd
LF		 1846 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON,
1847 B43legacy_IRQ_MAC_SUSPENDED);
1848 /* the next two are dummy reads */
e78c9d28 1849 b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
75388acd
LF		 1850 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
1851 b43legacy_power_saving_ctl_bits(dev, -1, -1);
f34eb692
LF		 1852
1853 /* Re-enable IRQs. */
1854 spin_lock_irq(&dev->wl->irq_lock);
1855 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
1856 spin_unlock_irq(&dev->wl->irq_lock);
75388acd
LF		 1857 }
1858}
1859
1860/* http://bcm-specs.sipsolutions.net/SuspendMAC */
1861void b43legacy_mac_suspend(struct b43legacy_wldev *dev)
1862{
1863 int i;
1864 u32 tmp;
1865
f34eb692
LF		 1866 might_sleep();
1867 B43legacy_WARN_ON(irqs_disabled());
75388acd 1868 B43legacy_WARN_ON(dev->mac_suspended < 0);
f34eb692 1869
75388acd 1870 if (dev->mac_suspended == 0) {
f34eb692
LF		 1871 /* Mask IRQs before suspending MAC. Otherwise
1872 * the MAC stays busy and won't suspend. */
1873 spin_lock_irq(&dev->wl->irq_lock);
1874 tmp = b43legacy_interrupt_disable(dev, B43legacy_IRQ_ALL);
1875 spin_unlock_irq(&dev->wl->irq_lock);
1876 b43legacy_synchronize_irq(dev);
1877 dev->irq_savedstate = tmp;
1878
75388acd 1879 b43legacy_power_saving_ctl_bits(dev, -1, 1);
e78c9d28 1880 b43legacy_write32(dev, B43legacy_MMIO_MACCTL,
75388acd 1881 b43legacy_read32(dev,
e78c9d28
SB		 1882 B43legacy_MMIO_MACCTL)
1883 & ~B43legacy_MACCTL_ENABLED);
75388acd 1884 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
f34eb692 1885 for (i = 40; i; i--) {
75388acd
LF		 1886 tmp = b43legacy_read32(dev,
1887 B43legacy_MMIO_GEN_IRQ_REASON);
1888 if (tmp & B43legacy_IRQ_MAC_SUSPENDED)
1889 goto out;
f34eb692 1890 msleep(1);
75388acd
LF		 1891 }
1892 b43legacyerr(dev->wl, "MAC suspend failed\n");
1893 }
1894out:
1895 dev->mac_suspended++;
1896}
1897
1898static void b43legacy_adjust_opmode(struct b43legacy_wldev *dev)
1899{
1900 struct b43legacy_wl *wl = dev->wl;
1901 u32 ctl;
1902 u16 cfp_pretbtt;
1903
1904 ctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
1905 /* Reset status to STA infrastructure mode. */
1906 ctl &= ~B43legacy_MACCTL_AP;
1907 ctl &= ~B43legacy_MACCTL_KEEP_CTL;
1908 ctl &= ~B43legacy_MACCTL_KEEP_BADPLCP;
1909 ctl &= ~B43legacy_MACCTL_KEEP_BAD;
1910 ctl &= ~B43legacy_MACCTL_PROMISC;
4150c572 1911 ctl &= ~B43legacy_MACCTL_BEACPROMISC;
75388acd
LF		 1912 ctl |= B43legacy_MACCTL_INFRA;
1913
05c914fe 1914 if (b43legacy_is_mode(wl, NL80211_IFTYPE_AP))
4150c572 1915 ctl |= B43legacy_MACCTL_AP;
05c914fe 1916 else if (b43legacy_is_mode(wl, NL80211_IFTYPE_ADHOC))
4150c572
JB		 1917 ctl &= ~B43legacy_MACCTL_INFRA;
1918
1919 if (wl->filter_flags & FIF_CONTROL)
75388acd 1920 ctl |= B43legacy_MACCTL_KEEP_CTL;
4150c572
JB		 1921 if (wl->filter_flags & FIF_FCSFAIL)
1922 ctl |= B43legacy_MACCTL_KEEP_BAD;
1923 if (wl->filter_flags & FIF_PLCPFAIL)
1924 ctl |= B43legacy_MACCTL_KEEP_BADPLCP;
1925 if (wl->filter_flags & FIF_PROMISC_IN_BSS)
75388acd 1926 ctl |= B43legacy_MACCTL_PROMISC;
4150c572
JB		 1927 if (wl->filter_flags & FIF_BCN_PRBRESP_PROMISC)
1928 ctl |= B43legacy_MACCTL_BEACPROMISC;
1929
75388acd
LF		 1930 /* Workaround: On old hardware the HW-MAC-address-filter
1931 * doesn't work properly, so always run promisc in filter
1932 * it in software. */
1933 if (dev->dev->id.revision <= 4)
1934 ctl |= B43legacy_MACCTL_PROMISC;
1935
1936 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, ctl);
1937
1938 cfp_pretbtt = 2;
1939 if ((ctl & B43legacy_MACCTL_INFRA) &&
1940 !(ctl & B43legacy_MACCTL_AP)) {
1941 if (dev->dev->bus->chip_id == 0x4306 &&
1942 dev->dev->bus->chip_rev == 3)
1943 cfp_pretbtt = 100;
1944 else
1945 cfp_pretbtt = 50;
1946 }
1947 b43legacy_write16(dev, 0x612, cfp_pretbtt);
1948}
1949
1950static void b43legacy_rate_memory_write(struct b43legacy_wldev *dev,
1951 u16 rate,
1952 int is_ofdm)
1953{
1954 u16 offset;
1955
1956 if (is_ofdm) {
1957 offset = 0x480;
1958 offset += (b43legacy_plcp_get_ratecode_ofdm(rate) & 0x000F) * 2;
1959 } else {
1960 offset = 0x4C0;
1961 offset += (b43legacy_plcp_get_ratecode_cck(rate) & 0x000F) * 2;
1962 }
1963 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, offset + 0x20,
1964 b43legacy_shm_read16(dev,
1965 B43legacy_SHM_SHARED, offset));
1966}
1967
1968static void b43legacy_rate_memory_init(struct b43legacy_wldev *dev)
1969{
1970 switch (dev->phy.type) {
1971 case B43legacy_PHYTYPE_G:
1972 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_6MB, 1);
1973 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_12MB, 1);
1974 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_18MB, 1);
1975 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_24MB, 1);
1976 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_36MB, 1);
1977 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_48MB, 1);
1978 b43legacy_rate_memory_write(dev, B43legacy_OFDM_RATE_54MB, 1);
1979 /* fallthrough */
1980 case B43legacy_PHYTYPE_B:
1981 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_1MB, 0);
1982 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_2MB, 0);
1983 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_5MB, 0);
1984 b43legacy_rate_memory_write(dev, B43legacy_CCK_RATE_11MB, 0);
1985 break;
1986 default:
1987 B43legacy_BUG_ON(1);
1988 }
1989}
1990
1991/* Set the TX-Antenna for management frames sent by firmware. */
1992static void b43legacy_mgmtframe_txantenna(struct b43legacy_wldev *dev,
1993 int antenna)
1994{
1995 u16 ant = 0;
1996 u16 tmp;
1997
1998 switch (antenna) {
1999 case B43legacy_ANTENNA0:
2000 ant |= B43legacy_TX4_PHY_ANT0;
2001 break;
2002 case B43legacy_ANTENNA1:
2003 ant |= B43legacy_TX4_PHY_ANT1;
2004 break;
2005 case B43legacy_ANTENNA_AUTO:
2006 ant |= B43legacy_TX4_PHY_ANTLAST;
2007 break;
2008 default:
2009 B43legacy_BUG_ON(1);
2010 }
2011
2012 /* FIXME We also need to set the other flags of the PHY control
2013 * field somewhere. */
2014
2015 /* For Beacons */
2016 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2017 B43legacy_SHM_SH_BEACPHYCTL);
2018 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2019 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2020 B43legacy_SHM_SH_BEACPHYCTL, tmp);
2021 /* For ACK/CTS */
2022 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2023 B43legacy_SHM_SH_ACKCTSPHYCTL);
2024 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2025 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2026 B43legacy_SHM_SH_ACKCTSPHYCTL, tmp);
2027 /* For Probe Resposes */
2028 tmp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2029 B43legacy_SHM_SH_PRPHYCTL);
2030 tmp = (tmp & ~B43legacy_TX4_PHY_ANT) | ant;
2031 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2032 B43legacy_SHM_SH_PRPHYCTL, tmp);
2033}
2034
2035/* This is the opposite of b43legacy_chip_init() */
2036static void b43legacy_chip_exit(struct b43legacy_wldev *dev)
2037{
93bb7f3a 2038 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 2039 b43legacy_gpio_cleanup(dev);
2040 /* firmware is released later */
2041}
2042
2043/* Initialize the chip
2044 * http://bcm-specs.sipsolutions.net/ChipInit
2045 */
2046static int b43legacy_chip_init(struct b43legacy_wldev *dev)
2047{
2048 struct b43legacy_phy *phy = &dev->phy;
2049 int err;
2050 int tmp;
e78c9d28 2051 u32 value32, macctl;
75388acd
LF		 2052 u16 value16;
2053
e78c9d28
SB		 2054 /* Initialize the MAC control */
2055 macctl = B43legacy_MACCTL_IHR_ENABLED | B43legacy_MACCTL_SHM_ENABLED;
2056 if (dev->phy.gmode)
2057 macctl |= B43legacy_MACCTL_GMODE;
2058 macctl |= B43legacy_MACCTL_INFRA;
2059 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
75388acd
LF		 2060
2061 err = b43legacy_request_firmware(dev);
2062 if (err)
2063 goto out;
2064 err = b43legacy_upload_microcode(dev);
2065 if (err)
2066 goto out; /* firmware is released later */
2067
2068 err = b43legacy_gpio_init(dev);
2069 if (err)
2070 goto out; /* firmware is released later */
ba48f7bb 2071
75388acd
LF		 2072 err = b43legacy_upload_initvals(dev);
2073 if (err)
4ad36d78 2074 goto err_gpio_clean;
75388acd 2075 b43legacy_radio_turn_on(dev);
75388acd
LF		 2076
2077 b43legacy_write16(dev, 0x03E6, 0x0000);
2078 err = b43legacy_phy_init(dev);
2079 if (err)
2080 goto err_radio_off;
2081
2082 /* Select initial Interference Mitigation. */
2083 tmp = phy->interfmode;
2084 phy->interfmode = B43legacy_INTERFMODE_NONE;
2085 b43legacy_radio_set_interference_mitigation(dev, tmp);
2086
2087 b43legacy_phy_set_antenna_diversity(dev);
2088 b43legacy_mgmtframe_txantenna(dev, B43legacy_ANTENNA_DEFAULT);
2089
2090 if (phy->type == B43legacy_PHYTYPE_B) {
2091 value16 = b43legacy_read16(dev, 0x005E);
2092 value16 |= 0x0004;
2093 b43legacy_write16(dev, 0x005E, value16);
2094 }
2095 b43legacy_write32(dev, 0x0100, 0x01000000);
2096 if (dev->dev->id.revision < 5)
2097 b43legacy_write32(dev, 0x010C, 0x01000000);
2098
e78c9d28
SB		 2099 value32 = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2100 value32 &= ~B43legacy_MACCTL_INFRA;
2101 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, value32);
2102 value32 = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2103 value32 |= B43legacy_MACCTL_INFRA;
2104 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, value32);
75388acd 2105
75388acd
LF		 2106 if (b43legacy_using_pio(dev)) {
2107 b43legacy_write32(dev, 0x0210, 0x00000100);
2108 b43legacy_write32(dev, 0x0230, 0x00000100);
2109 b43legacy_write32(dev, 0x0250, 0x00000100);
2110 b43legacy_write32(dev, 0x0270, 0x00000100);
2111 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0034,
2112 0x0000);
2113 }
2114
2115 /* Probe Response Timeout value */
2116 /* FIXME: Default to 0, has to be set by ioctl probably... :-/ */
2117 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED, 0x0074, 0x0000);
2118
2119 /* Initially set the wireless operation mode. */
2120 b43legacy_adjust_opmode(dev);
2121
2122 if (dev->dev->id.revision < 3) {
2123 b43legacy_write16(dev, 0x060E, 0x0000);
2124 b43legacy_write16(dev, 0x0610, 0x8000);
2125 b43legacy_write16(dev, 0x0604, 0x0000);
2126 b43legacy_write16(dev, 0x0606, 0x0200);
2127 } else {
2128 b43legacy_write32(dev, 0x0188, 0x80000000);
2129 b43legacy_write32(dev, 0x018C, 0x02000000);
2130 }
2131 b43legacy_write32(dev, B43legacy_MMIO_GEN_IRQ_REASON, 0x00004000);
2132 b43legacy_write32(dev, B43legacy_MMIO_DMA0_IRQ_MASK, 0x0001DC00);
2133 b43legacy_write32(dev, B43legacy_MMIO_DMA1_IRQ_MASK, 0x0000DC00);
2134 b43legacy_write32(dev, B43legacy_MMIO_DMA2_IRQ_MASK, 0x0000DC00);
2135 b43legacy_write32(dev, B43legacy_MMIO_DMA3_IRQ_MASK, 0x0001DC00);
2136 b43legacy_write32(dev, B43legacy_MMIO_DMA4_IRQ_MASK, 0x0000DC00);
2137 b43legacy_write32(dev, B43legacy_MMIO_DMA5_IRQ_MASK, 0x0000DC00);
2138
2139 value32 = ssb_read32(dev->dev, SSB_TMSLOW);
2140 value32 |= 0x00100000;
2141 ssb_write32(dev->dev, SSB_TMSLOW, value32);
2142
2143 b43legacy_write16(dev, B43legacy_MMIO_POWERUP_DELAY,
2144 dev->dev->bus->chipco.fast_pwrup_delay);
2145
a293ee99
SB		 2146 /* PHY TX errors counter. */
2147 atomic_set(&phy->txerr_cnt, B43legacy_PHY_TX_BADNESS_LIMIT);
2148
75388acd
LF		 2149 B43legacy_WARN_ON(err != 0);
2150 b43legacydbg(dev->wl, "Chip initialized\n");
2151out:
2152 return err;
2153
2154err_radio_off:
93bb7f3a 2155 b43legacy_radio_turn_off(dev, 1);
4ad36d78 2156err_gpio_clean:
75388acd
LF		 2157 b43legacy_gpio_cleanup(dev);
2158 goto out;
2159}
2160
2161static void b43legacy_periodic_every120sec(struct b43legacy_wldev *dev)
2162{
2163 struct b43legacy_phy *phy = &dev->phy;
2164
2165 if (phy->type != B43legacy_PHYTYPE_G || phy->rev < 2)
2166 return;
2167
2168 b43legacy_mac_suspend(dev);
2169 b43legacy_phy_lo_g_measure(dev);
2170 b43legacy_mac_enable(dev);
2171}
2172
2173static void b43legacy_periodic_every60sec(struct b43legacy_wldev *dev)
2174{
2175 b43legacy_phy_lo_mark_all_unused(dev);
7797aa38 2176 if (dev->dev->bus->sprom.boardflags_lo & B43legacy_BFL_RSSI) {
75388acd
LF		 2177 b43legacy_mac_suspend(dev);
2178 b43legacy_calc_nrssi_slope(dev);
2179 b43legacy_mac_enable(dev);
2180 }
2181}
2182
2183static void b43legacy_periodic_every30sec(struct b43legacy_wldev *dev)
2184{
2185 /* Update device statistics. */
2186 b43legacy_calculate_link_quality(dev);
2187}
2188
2189static void b43legacy_periodic_every15sec(struct b43legacy_wldev *dev)
2190{
2191 b43legacy_phy_xmitpower(dev); /* FIXME: unless scanning? */
a293ee99
SB		 2192
2193 atomic_set(&dev->phy.txerr_cnt, B43legacy_PHY_TX_BADNESS_LIMIT);
2194 wmb();
75388acd
LF		 2195}
2196
75388acd
LF		 2197static void do_periodic_work(struct b43legacy_wldev *dev)
2198{
2199 unsigned int state;
2200
2201 state = dev->periodic_state;
6be50837 2202 if (state % 8 == 0)
75388acd 2203 b43legacy_periodic_every120sec(dev);
6be50837 2204 if (state % 4 == 0)
75388acd 2205 b43legacy_periodic_every60sec(dev);
6be50837 2206 if (state % 2 == 0)
75388acd 2207 b43legacy_periodic_every30sec(dev);
6be50837 2208 b43legacy_periodic_every15sec(dev);
75388acd
LF		 2209}
2210
f34eb692
LF		 2211/* Periodic work locking policy:
2212 * The whole periodic work handler is protected by
2213 * wl->mutex. If another lock is needed somewhere in the
2214 * pwork callchain, it's aquired in-place, where it's needed.
75388acd 2215 */
75388acd
LF		 2216static void b43legacy_periodic_work_handler(struct work_struct *work)
2217{
f34eb692
LF		 2218 struct b43legacy_wldev *dev = container_of(work, struct b43legacy_wldev,
2219 periodic_work.work);
2220 struct b43legacy_wl *wl = dev->wl;
75388acd 2221 unsigned long delay;
75388acd 2222
f34eb692 2223 mutex_lock(&wl->mutex);
75388acd
LF		 2224
2225 if (unlikely(b43legacy_status(dev) != B43legacy_STAT_STARTED))
2226 goto out;
2227 if (b43legacy_debug(dev, B43legacy_DBG_PWORK_STOP))
2228 goto out_requeue;
2229
f34eb692 2230 do_periodic_work(dev);
75388acd 2231
75388acd
LF		 2232 dev->periodic_state++;
2233out_requeue:
2234 if (b43legacy_debug(dev, B43legacy_DBG_PWORK_FAST))
2235 delay = msecs_to_jiffies(50);
2236 else
6be50837 2237 delay = round_jiffies_relative(HZ * 15);
f34eb692 2238 queue_delayed_work(wl->hw->workqueue, &dev->periodic_work, delay);
75388acd 2239out:
f34eb692 2240 mutex_unlock(&wl->mutex);
75388acd
LF		 2241}
2242
2243static void b43legacy_periodic_tasks_setup(struct b43legacy_wldev *dev)
2244{
2245 struct delayed_work *work = &dev->periodic_work;
2246
2247 dev->periodic_state = 0;
2248 INIT_DELAYED_WORK(work, b43legacy_periodic_work_handler);
2249 queue_delayed_work(dev->wl->hw->workqueue, work, 0);
2250}
2251
2252/* Validate access to the chip (SHM) */
2253static int b43legacy_validate_chipaccess(struct b43legacy_wldev *dev)
2254{
2255 u32 value;
2256 u32 shm_backup;
2257
2258 shm_backup = b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0);
2259 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, 0xAA5555AA);
2260 if (b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0) !=
2261 0xAA5555AA)
2262 goto error;
2263 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, 0x55AAAA55);
2264 if (b43legacy_shm_read32(dev, B43legacy_SHM_SHARED, 0) !=
2265 0x55AAAA55)
2266 goto error;
2267 b43legacy_shm_write32(dev, B43legacy_SHM_SHARED, 0, shm_backup);
2268
2269 value = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
2270 if ((value | B43legacy_MACCTL_GMODE) !=
2271 (B43legacy_MACCTL_GMODE | B43legacy_MACCTL_IHR_ENABLED))
2272 goto error;
2273
2274 value = b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_REASON);
2275 if (value)
2276 goto error;
2277
2278 return 0;
2279error:
2280 b43legacyerr(dev->wl, "Failed to validate the chipaccess\n");
2281 return -ENODEV;
2282}
2283
2284static void b43legacy_security_init(struct b43legacy_wldev *dev)
2285{
2286 dev->max_nr_keys = (dev->dev->id.revision >= 5) ? 58 : 20;
2287 B43legacy_WARN_ON(dev->max_nr_keys > ARRAY_SIZE(dev->key));
2288 dev->ktp = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2289 0x0056);
2290 /* KTP is a word address, but we address SHM bytewise.
2291 * So multiply by two.
2292 */
2293 dev->ktp *= 2;
2294 if (dev->dev->id.revision >= 5)
2295 /* Number of RCMTA address slots */
2296 b43legacy_write16(dev, B43legacy_MMIO_RCMTA_COUNT,
2297 dev->max_nr_keys - 8);
2298}
2299
910cfee3 2300#ifdef CONFIG_B43LEGACY_HWRNG
75388acd
LF		 2301static int b43legacy_rng_read(struct hwrng *rng, u32 *data)
2302{
2303 struct b43legacy_wl *wl = (struct b43legacy_wl *)rng->priv;
2304 unsigned long flags;
2305
2306 /* Don't take wl->mutex here, as it could deadlock with
2307 * hwrng internal locking. It's not needed to take
2308 * wl->mutex here, anyway. */
2309
2310 spin_lock_irqsave(&wl->irq_lock, flags);
2311 *data = b43legacy_read16(wl->current_dev, B43legacy_MMIO_RNG);
2312 spin_unlock_irqrestore(&wl->irq_lock, flags);
2313
2314 return (sizeof(u16));
2315}
910cfee3 2316#endif
75388acd
LF		 2317
2318static void b43legacy_rng_exit(struct b43legacy_wl *wl)
2319{
910cfee3 2320#ifdef CONFIG_B43LEGACY_HWRNG
75388acd
LF		 2321 if (wl->rng_initialized)
2322 hwrng_unregister(&wl->rng);
910cfee3 2323#endif
75388acd
LF		 2324}
2325
2326static int b43legacy_rng_init(struct b43legacy_wl *wl)
2327{
910cfee3 2328 int err = 0;
75388acd 2329
910cfee3 2330#ifdef CONFIG_B43LEGACY_HWRNG
75388acd
LF		 2331 snprintf(wl->rng_name, ARRAY_SIZE(wl->rng_name),
2332 "%s_%s", KBUILD_MODNAME, wiphy_name(wl->hw->wiphy));
2333 wl->rng.name = wl->rng_name;
2334 wl->rng.data_read = b43legacy_rng_read;
2335 wl->rng.priv = (unsigned long)wl;
2336 wl->rng_initialized = 1;
2337 err = hwrng_register(&wl->rng);
2338 if (err) {
2339 wl->rng_initialized = 0;
2340 b43legacyerr(wl, "Failed to register the random "
2341 "number generator (%d)\n", err);
2342 }
2343
910cfee3 2344#endif
75388acd
LF		 2345 return err;
2346}
2347
33a3dc93 2348static int b43legacy_op_tx(struct ieee80211_hw *hw,
e039fa4a 2349 struct sk_buff *skb)
75388acd
LF		 2350{
2351 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2352 struct b43legacy_wldev *dev = wl->current_dev;
2353 int err = -ENODEV;
2354 unsigned long flags;
2355
2356 if (unlikely(!dev))
2357 goto out;
2358 if (unlikely(b43legacy_status(dev) < B43legacy_STAT_STARTED))
2359 goto out;
2360 /* DMA-TX is done without a global lock. */
2361 if (b43legacy_using_pio(dev)) {
2362 spin_lock_irqsave(&wl->irq_lock, flags);
e039fa4a 2363 err = b43legacy_pio_tx(dev, skb);
75388acd
LF		 2364 spin_unlock_irqrestore(&wl->irq_lock, flags);
2365 } else
e039fa4a 2366 err = b43legacy_dma_tx(dev, skb);
75388acd 2367out:
664f2006
MB		 2368 if (unlikely(err)) {
2369 /* Drop the packet. */
2370 dev_kfree_skb_any(skb);
2371 }
75388acd
LF		 2372 return NETDEV_TX_OK;
2373}
2374
e100bb64 2375static int b43legacy_op_conf_tx(struct ieee80211_hw *hw, u16 queue,
33a3dc93 2376 const struct ieee80211_tx_queue_params *params)
75388acd
LF		 2377{
2378 return 0;
2379}
2380
33a3dc93
SB		 2381static int b43legacy_op_get_tx_stats(struct ieee80211_hw *hw,
2382 struct ieee80211_tx_queue_stats *stats)
75388acd
LF		 2383{
2384 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2385 struct b43legacy_wldev *dev = wl->current_dev;
2386 unsigned long flags;
2387 int err = -ENODEV;
2388
2389 if (!dev)
2390 goto out;
2391 spin_lock_irqsave(&wl->irq_lock, flags);
2392 if (likely(b43legacy_status(dev) >= B43legacy_STAT_STARTED)) {
2393 if (b43legacy_using_pio(dev))
2394 b43legacy_pio_get_tx_stats(dev, stats);
2395 else
2396 b43legacy_dma_get_tx_stats(dev, stats);
2397 err = 0;
2398 }
2399 spin_unlock_irqrestore(&wl->irq_lock, flags);
2400out:
2401 return err;
2402}
2403
33a3dc93
SB		 2404static int b43legacy_op_get_stats(struct ieee80211_hw *hw,
2405 struct ieee80211_low_level_stats *stats)
75388acd
LF		 2406{
2407 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2408 unsigned long flags;
2409
2410 spin_lock_irqsave(&wl->irq_lock, flags);
2411 memcpy(stats, &wl->ieee_stats, sizeof(*stats));
2412 spin_unlock_irqrestore(&wl->irq_lock, flags);
2413
2414 return 0;
2415}
2416
2417static const char *phymode_to_string(unsigned int phymode)
2418{
2419 switch (phymode) {
2420 case B43legacy_PHYMODE_B:
2421 return "B";
2422 case B43legacy_PHYMODE_G:
2423 return "G";
2424 default:
2425 B43legacy_BUG_ON(1);
2426 }
2427 return "";
2428}
2429
2430static int find_wldev_for_phymode(struct b43legacy_wl *wl,
2431 unsigned int phymode,
2432 struct b43legacy_wldev **dev,
2433 bool *gmode)
2434{
2435 struct b43legacy_wldev *d;
2436
2437 list_for_each_entry(d, &wl->devlist, list) {
2438 if (d->phy.possible_phymodes & phymode) {
2439 /* Ok, this device supports the PHY-mode.
2440 * Set the gmode bit. */
2441 *gmode = 1;
2442 *dev = d;
2443
2444 return 0;
2445 }
2446 }
2447
2448 return -ESRCH;
2449}
2450
2451static void b43legacy_put_phy_into_reset(struct b43legacy_wldev *dev)
2452{
2453 struct ssb_device *sdev = dev->dev;
2454 u32 tmslow;
2455
2456 tmslow = ssb_read32(sdev, SSB_TMSLOW);
2457 tmslow &= ~B43legacy_TMSLOW_GMODE;
2458 tmslow |= B43legacy_TMSLOW_PHYRESET;
2459 tmslow |= SSB_TMSLOW_FGC;
2460 ssb_write32(sdev, SSB_TMSLOW, tmslow);
2461 msleep(1);
2462
2463 tmslow = ssb_read32(sdev, SSB_TMSLOW);
2464 tmslow &= ~SSB_TMSLOW_FGC;
2465 tmslow |= B43legacy_TMSLOW_PHYRESET;
2466 ssb_write32(sdev, SSB_TMSLOW, tmslow);
2467 msleep(1);
2468}
2469
2470/* Expects wl->mutex locked */
2471static int b43legacy_switch_phymode(struct b43legacy_wl *wl,
2472 unsigned int new_mode)
2473{
08cb7e01 2474 struct b43legacy_wldev *uninitialized_var(up_dev);
75388acd
LF		 2475 struct b43legacy_wldev *down_dev;
2476 int err;
2477 bool gmode = 0;
2478 int prev_status;
2479
2480 err = find_wldev_for_phymode(wl, new_mode, &up_dev, &gmode);
2481 if (err) {
2482 b43legacyerr(wl, "Could not find a device for %s-PHY mode\n",
2483 phymode_to_string(new_mode));
2484 return err;
2485 }
2486 if ((up_dev == wl->current_dev) &&
2487 (!!wl->current_dev->phy.gmode == !!gmode))
2488 /* This device is already running. */
2489 return 0;
2490 b43legacydbg(wl, "Reconfiguring PHYmode to %s-PHY\n",
2491 phymode_to_string(new_mode));
2492 down_dev = wl->current_dev;
2493
2494 prev_status = b43legacy_status(down_dev);
2495 /* Shutdown the currently running core. */
2496 if (prev_status >= B43legacy_STAT_STARTED)
2497 b43legacy_wireless_core_stop(down_dev);
2498 if (prev_status >= B43legacy_STAT_INITIALIZED)
2499 b43legacy_wireless_core_exit(down_dev);
2500
2501 if (down_dev != up_dev)
2502 /* We switch to a different core, so we put PHY into
2503 * RESET on the old core. */
2504 b43legacy_put_phy_into_reset(down_dev);
2505
2506 /* Now start the new core. */
2507 up_dev->phy.gmode = gmode;
2508 if (prev_status >= B43legacy_STAT_INITIALIZED) {
2509 err = b43legacy_wireless_core_init(up_dev);
2510 if (err) {
2511 b43legacyerr(wl, "Fatal: Could not initialize device"
2512 " for newly selected %s-PHY mode\n",
2513 phymode_to_string(new_mode));
2514 goto init_failure;
2515 }
2516 }
2517 if (prev_status >= B43legacy_STAT_STARTED) {
2518 err = b43legacy_wireless_core_start(up_dev);
2519 if (err) {
2520 b43legacyerr(wl, "Fatal: Coult not start device for "
2521 "newly selected %s-PHY mode\n",
2522 phymode_to_string(new_mode));
2523 b43legacy_wireless_core_exit(up_dev);
2524 goto init_failure;
2525 }
2526 }
2527 B43legacy_WARN_ON(b43legacy_status(up_dev) != prev_status);
2528
2529 b43legacy_shm_write32(up_dev, B43legacy_SHM_SHARED, 0x003E, 0);
2530
2531 wl->current_dev = up_dev;
2532
2533 return 0;
2534init_failure:
2535 /* Whoops, failed to init the new core. No core is operating now. */
2536 wl->current_dev = NULL;
2537 return err;
2538}
2539
9124b077
JB		 2540/* Write the short and long frame retry limit values. */
2541static void b43legacy_set_retry_limits(struct b43legacy_wldev *dev,
2542 unsigned int short_retry,
2543 unsigned int long_retry)
2544{
2545 /* The retry limit is a 4-bit counter. Enforce this to avoid overflowing
2546 * the chip-internal counter. */
2547 short_retry = min(short_retry, (unsigned int)0xF);
2548 long_retry = min(long_retry, (unsigned int)0xF);
2549
2550 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, 0x0006, short_retry);
2551 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS, 0x0007, long_retry);
2552}
2553
33a3dc93 2554static int b43legacy_op_dev_config(struct ieee80211_hw *hw,
e8975581 2555 u32 changed)
75388acd
LF		 2556{
2557 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2558 struct b43legacy_wldev *dev;
2559 struct b43legacy_phy *phy;
e8975581 2560 struct ieee80211_conf *conf = &hw->conf;
75388acd
LF		 2561 unsigned long flags;
2562 unsigned int new_phymode = 0xFFFF;
2563 int antenna_tx;
2564 int antenna_rx;
2565 int err = 0;
2566 u32 savedirqs;
2567
0f4ac38b
JB		 2568 antenna_tx = B43legacy_ANTENNA_DEFAULT;
2569 antenna_rx = B43legacy_ANTENNA_DEFAULT;
75388acd
LF		 2570
2571 mutex_lock(&wl->mutex);
8318d78a
JB		 2572 dev = wl->current_dev;
2573 phy = &dev->phy;
75388acd 2574
9124b077
JB		 2575 if (changed & IEEE80211_CONF_CHANGE_RETRY_LIMITS)
2576 b43legacy_set_retry_limits(dev,
2577 conf->short_frame_max_tx_count,
2578 conf->long_frame_max_tx_count);
2579 changed &= ~IEEE80211_CONF_CHANGE_RETRY_LIMITS;
2580 if (!changed)
2581 goto out_unlock_mutex;
2582
75388acd 2583 /* Switch the PHY mode (if necessary). */
8318d78a
JB		 2584 switch (conf->channel->band) {
2585 case IEEE80211_BAND_2GHZ:
2586 if (phy->type == B43legacy_PHYTYPE_B)
2587 new_phymode = B43legacy_PHYMODE_B;
2588 else
2589 new_phymode = B43legacy_PHYMODE_G;
75388acd
LF		 2590 break;
2591 default:
2592 B43legacy_WARN_ON(1);
2593 }
2594 err = b43legacy_switch_phymode(wl, new_phymode);
2595 if (err)
2596 goto out_unlock_mutex;
75388acd
LF		 2597
2598 /* Disable IRQs while reconfiguring the device.
2599 * This makes it possible to drop the spinlock throughout
2600 * the reconfiguration process. */
2601 spin_lock_irqsave(&wl->irq_lock, flags);
2602 if (b43legacy_status(dev) < B43legacy_STAT_STARTED) {
2603 spin_unlock_irqrestore(&wl->irq_lock, flags);
2604 goto out_unlock_mutex;
2605 }
2606 savedirqs = b43legacy_interrupt_disable(dev, B43legacy_IRQ_ALL);
2607 spin_unlock_irqrestore(&wl->irq_lock, flags);
2608 b43legacy_synchronize_irq(dev);
2609
2610 /* Switch to the requested channel.
2611 * The firmware takes care of races with the TX handler. */
8318d78a
JB		 2612 if (conf->channel->hw_value != phy->channel)
2613 b43legacy_radio_selectchannel(dev, conf->channel->hw_value, 0);
75388acd 2614
5be3bda8
JB		 2615 dev->wl->radiotap_enabled = !!(conf->flags & IEEE80211_CONF_RADIOTAP);
2616
75388acd
LF		 2617 /* Adjust the desired TX power level. */
2618 if (conf->power_level != 0) {
2619 if (conf->power_level != phy->power_level) {
2620 phy->power_level = conf->power_level;
2621 b43legacy_phy_xmitpower(dev);
2622 }
2623 }
2624
2625 /* Antennas for RX and management frame TX. */
2626 b43legacy_mgmtframe_txantenna(dev, antenna_tx);
2627
2628 /* Update templates for AP mode. */
05c914fe 2629 if (b43legacy_is_mode(wl, NL80211_IFTYPE_AP))
75388acd
LF		 2630 b43legacy_set_beacon_int(dev, conf->beacon_int);
2631
2632
42a9174f
LF		 2633 if (!!conf->radio_enabled != phy->radio_on) {
2634 if (conf->radio_enabled) {
2635 b43legacy_radio_turn_on(dev);
2636 b43legacyinfo(dev->wl, "Radio turned on by software\n");
2637 if (!dev->radio_hw_enable)
2638 b43legacyinfo(dev->wl, "The hardware RF-kill"
2639 " button still turns the radio"
2640 " physically off. Press the"
2641 " button to turn it on.\n");
2642 } else {
93bb7f3a 2643 b43legacy_radio_turn_off(dev, 0);
42a9174f
LF		 2644 b43legacyinfo(dev->wl, "Radio turned off by"
2645 " software\n");
2646 }
2647 }
2648
75388acd
LF		 2649 spin_lock_irqsave(&wl->irq_lock, flags);
2650 b43legacy_interrupt_enable(dev, savedirqs);
2651 mmiowb();
2652 spin_unlock_irqrestore(&wl->irq_lock, flags);
2653out_unlock_mutex:
2654 mutex_unlock(&wl->mutex);
2655
2656 return err;
2657}
2658
881d948c 2659static void b43legacy_update_basic_rates(struct b43legacy_wldev *dev, u32 brates)
7f3704e9
JB		 2660{
2661 struct ieee80211_supported_band *sband =
2662 dev->wl->hw->wiphy->bands[IEEE80211_BAND_2GHZ];
2663 struct ieee80211_rate *rate;
2664 int i;
2665 u16 basic, direct, offset, basic_offset, rateptr;
2666
2667 for (i = 0; i < sband->n_bitrates; i++) {
2668 rate = &sband->bitrates[i];
2669
2670 if (b43legacy_is_cck_rate(rate->hw_value)) {
2671 direct = B43legacy_SHM_SH_CCKDIRECT;
2672 basic = B43legacy_SHM_SH_CCKBASIC;
2673 offset = b43legacy_plcp_get_ratecode_cck(rate->hw_value);
2674 offset &= 0xF;
2675 } else {
2676 direct = B43legacy_SHM_SH_OFDMDIRECT;
2677 basic = B43legacy_SHM_SH_OFDMBASIC;
2678 offset = b43legacy_plcp_get_ratecode_ofdm(rate->hw_value);
2679 offset &= 0xF;
2680 }
2681
2682 rate = ieee80211_get_response_rate(sband, brates, rate->bitrate);
2683
2684 if (b43legacy_is_cck_rate(rate->hw_value)) {
2685 basic_offset = b43legacy_plcp_get_ratecode_cck(rate->hw_value);
2686 basic_offset &= 0xF;
2687 } else {
2688 basic_offset = b43legacy_plcp_get_ratecode_ofdm(rate->hw_value);
2689 basic_offset &= 0xF;
2690 }
2691
2692 /*
2693 * Get the pointer that we need to point to
2694 * from the direct map
2695 */
2696 rateptr = b43legacy_shm_read16(dev, B43legacy_SHM_SHARED,
2697 direct + 2 * basic_offset);
2698 /* and write it to the basic map */
2699 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
2700 basic + 2 * offset, rateptr);
2701 }
2702}
2703
2704static void b43legacy_op_bss_info_changed(struct ieee80211_hw *hw,
2705 struct ieee80211_vif *vif,
2706 struct ieee80211_bss_conf *conf,
2707 u32 changed)
2708{
2709 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2710 struct b43legacy_wldev *dev;
2711 struct b43legacy_phy *phy;
2712 unsigned long flags;
2713 u32 savedirqs;
2714
2715 mutex_lock(&wl->mutex);
2716
2717 dev = wl->current_dev;
2718 phy = &dev->phy;
2719
2720 /* Disable IRQs while reconfiguring the device.
2721 * This makes it possible to drop the spinlock throughout
2722 * the reconfiguration process. */
2723 spin_lock_irqsave(&wl->irq_lock, flags);
2724 if (b43legacy_status(dev) < B43legacy_STAT_STARTED) {
2725 spin_unlock_irqrestore(&wl->irq_lock, flags);
2726 goto out_unlock_mutex;
2727 }
2728 savedirqs = b43legacy_interrupt_disable(dev, B43legacy_IRQ_ALL);
2729 spin_unlock_irqrestore(&wl->irq_lock, flags);
2730 b43legacy_synchronize_irq(dev);
2731
2732 b43legacy_mac_suspend(dev);
2733
2734 if (changed & BSS_CHANGED_BASIC_RATES)
2735 b43legacy_update_basic_rates(dev, conf->basic_rates);
2736
2737 if (changed & BSS_CHANGED_ERP_SLOT) {
2738 if (conf->use_short_slot)
2739 b43legacy_short_slot_timing_enable(dev);
2740 else
2741 b43legacy_short_slot_timing_disable(dev);
2742 }
2743
2744 b43legacy_mac_enable(dev);
2745
2746 spin_lock_irqsave(&wl->irq_lock, flags);
2747 b43legacy_interrupt_enable(dev, savedirqs);
2748 /* XXX: why? */
2749 mmiowb();
2750 spin_unlock_irqrestore(&wl->irq_lock, flags);
2751 out_unlock_mutex:
2752 mutex_unlock(&wl->mutex);
2753
2754 return;
2755}
2756
33a3dc93
SB		 2757static void b43legacy_op_configure_filter(struct ieee80211_hw *hw,
2758 unsigned int changed,
2759 unsigned int *fflags,
2760 int mc_count,
2761 struct dev_addr_list *mc_list)
75388acd
LF		 2762{
2763 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2764 struct b43legacy_wldev *dev = wl->current_dev;
2765 unsigned long flags;
2766
4150c572
JB		 2767 if (!dev) {
2768 *fflags = 0;
75388acd 2769 return;
75388acd 2770 }
4150c572
JB		 2771
2772 spin_lock_irqsave(&wl->irq_lock, flags);
2773 *fflags &= FIF_PROMISC_IN_BSS |
2774 FIF_ALLMULTI |
2775 FIF_FCSFAIL |
2776 FIF_PLCPFAIL |
2777 FIF_CONTROL |
2778 FIF_OTHER_BSS |
2779 FIF_BCN_PRBRESP_PROMISC;
2780
2781 changed &= FIF_PROMISC_IN_BSS |
2782 FIF_ALLMULTI |
2783 FIF_FCSFAIL |
2784 FIF_PLCPFAIL |
2785 FIF_CONTROL |
2786 FIF_OTHER_BSS |
2787 FIF_BCN_PRBRESP_PROMISC;
2788
2789 wl->filter_flags = *fflags;
2790
2791 if (changed && b43legacy_status(dev) >= B43legacy_STAT_INITIALIZED)
2792 b43legacy_adjust_opmode(dev);
75388acd
LF		 2793 spin_unlock_irqrestore(&wl->irq_lock, flags);
2794}
2795
33a3dc93 2796static int b43legacy_op_config_interface(struct ieee80211_hw *hw,
32bfd35d 2797 struct ieee80211_vif *vif,
33a3dc93 2798 struct ieee80211_if_conf *conf)
75388acd
LF		 2799{
2800 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
2801 struct b43legacy_wldev *dev = wl->current_dev;
2802 unsigned long flags;
2803
2804 if (!dev)
2805 return -ENODEV;
2806 mutex_lock(&wl->mutex);
2807 spin_lock_irqsave(&wl->irq_lock, flags);
32bfd35d 2808 B43legacy_WARN_ON(wl->vif != vif);
4150c572
JB		 2809 if (conf->bssid)
2810 memcpy(wl->bssid, conf->bssid, ETH_ALEN);
2811 else
2812 memset(wl->bssid, 0, ETH_ALEN);
2813 if (b43legacy_status(dev) >= B43legacy_STAT_INITIALIZED) {
05c914fe
JB		 2814 if (b43legacy_is_mode(wl, NL80211_IFTYPE_AP)) {
2815 B43legacy_WARN_ON(vif->type != NL80211_IFTYPE_AP);
9d139c81
JB		 2816 if (conf->changed & IEEE80211_IFCC_BEACON)
2817 b43legacy_update_templates(wl);
05c914fe 2818 } else if (b43legacy_is_mode(wl, NL80211_IFTYPE_ADHOC)) {
9d139c81
JB		 2819 if (conf->changed & IEEE80211_IFCC_BEACON)
2820 b43legacy_update_templates(wl);
75388acd 2821 }
4150c572 2822 b43legacy_write_mac_bssid_templates(dev);
75388acd
LF		 2823 }
2824 spin_unlock_irqrestore(&wl->irq_lock, flags);
2825 mutex_unlock(&wl->mutex);
2826
2827 return 0;
2828}
2829
2830/* Locking: wl->mutex */
2831static void b43legacy_wireless_core_stop(struct b43legacy_wldev *dev)
2832{
2833 struct b43legacy_wl *wl = dev->wl;
2834 unsigned long flags;
2835
2836 if (b43legacy_status(dev) < B43legacy_STAT_STARTED)
2837 return;
440cb58a
SB		 2838
2839 /* Disable and sync interrupts. We must do this before than
2840 * setting the status to INITIALIZED, as the interrupt handler
2841 * won't care about IRQs then. */
2842 spin_lock_irqsave(&wl->irq_lock, flags);
2843 dev->irq_savedstate = b43legacy_interrupt_disable(dev,
2844 B43legacy_IRQ_ALL);
2845 b43legacy_read32(dev, B43legacy_MMIO_GEN_IRQ_MASK); /* flush */
2846 spin_unlock_irqrestore(&wl->irq_lock, flags);
2847 b43legacy_synchronize_irq(dev);
2848
75388acd
LF		 2849 b43legacy_set_status(dev, B43legacy_STAT_INITIALIZED);
2850
2851 mutex_unlock(&wl->mutex);
2852 /* Must unlock as it would otherwise deadlock. No races here.
2853 * Cancel the possibly running self-rearming periodic work. */
2854 cancel_delayed_work_sync(&dev->periodic_work);
2855 mutex_lock(&wl->mutex);
2856
2857 ieee80211_stop_queues(wl->hw); /* FIXME this could cause a deadlock */
2858
75388acd
LF		 2859 b43legacy_mac_suspend(dev);
2860 free_irq(dev->dev->irq, dev);
2861 b43legacydbg(wl, "Wireless interface stopped\n");
2862}
2863
2864/* Locking: wl->mutex */
2865static int b43legacy_wireless_core_start(struct b43legacy_wldev *dev)
2866{
2867 int err;
2868
2869 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_INITIALIZED);
2870
2871 drain_txstatus_queue(dev);
2872 err = request_irq(dev->dev->irq, b43legacy_interrupt_handler,
2873 IRQF_SHARED, KBUILD_MODNAME, dev);
2874 if (err) {
2875 b43legacyerr(dev->wl, "Cannot request IRQ-%d\n",
2876 dev->dev->irq);
2877 goto out;
2878 }
2879 /* We are ready to run. */
2880 b43legacy_set_status(dev, B43legacy_STAT_STARTED);
2881
2882 /* Start data flow (TX/RX) */
2883 b43legacy_mac_enable(dev);
2884 b43legacy_interrupt_enable(dev, dev->irq_savedstate);
75388acd
LF		 2885
2886 /* Start maintenance work */
2887 b43legacy_periodic_tasks_setup(dev);
2888
2889 b43legacydbg(dev->wl, "Wireless interface started\n");
2890out:
2891 return err;
2892}
2893
2894/* Get PHY and RADIO versioning numbers */
2895static int b43legacy_phy_versioning(struct b43legacy_wldev *dev)
2896{
2897 struct b43legacy_phy *phy = &dev->phy;
2898 u32 tmp;
2899 u8 analog_type;
2900 u8 phy_type;
2901 u8 phy_rev;
2902 u16 radio_manuf;
2903 u16 radio_ver;
2904 u16 radio_rev;
2905 int unsupported = 0;
2906
2907 /* Get PHY versioning */
2908 tmp = b43legacy_read16(dev, B43legacy_MMIO_PHY_VER);
2909 analog_type = (tmp & B43legacy_PHYVER_ANALOG)
2910 >> B43legacy_PHYVER_ANALOG_SHIFT;
2911 phy_type = (tmp & B43legacy_PHYVER_TYPE) >> B43legacy_PHYVER_TYPE_SHIFT;
2912 phy_rev = (tmp & B43legacy_PHYVER_VERSION);
2913 switch (phy_type) {
2914 case B43legacy_PHYTYPE_B:
2915 if (phy_rev != 2 && phy_rev != 4
2916 && phy_rev != 6 && phy_rev != 7)
2917 unsupported = 1;
2918 break;
2919 case B43legacy_PHYTYPE_G:
2920 if (phy_rev > 8)
2921 unsupported = 1;
2922 break;
2923 default:
2924 unsupported = 1;
2925 };
2926 if (unsupported) {
2927 b43legacyerr(dev->wl, "FOUND UNSUPPORTED PHY "
2928 "(Analog %u, Type %u, Revision %u)\n",
2929 analog_type, phy_type, phy_rev);
2930 return -EOPNOTSUPP;
2931 }
2932 b43legacydbg(dev->wl, "Found PHY: Analog %u, Type %u, Revision %u\n",
2933 analog_type, phy_type, phy_rev);
2934
2935
2936 /* Get RADIO versioning */
2937 if (dev->dev->bus->chip_id == 0x4317) {
2938 if (dev->dev->bus->chip_rev == 0)
2939 tmp = 0x3205017F;
2940 else if (dev->dev->bus->chip_rev == 1)
2941 tmp = 0x4205017F;
2942 else
2943 tmp = 0x5205017F;
2944 } else {
2945 b43legacy_write16(dev, B43legacy_MMIO_RADIO_CONTROL,
2946 B43legacy_RADIOCTL_ID);
2947 tmp = b43legacy_read16(dev, B43legacy_MMIO_RADIO_DATA_HIGH);
2948 tmp <<= 16;
2949 b43legacy_write16(dev, B43legacy_MMIO_RADIO_CONTROL,
2950 B43legacy_RADIOCTL_ID);
2951 tmp |= b43legacy_read16(dev, B43legacy_MMIO_RADIO_DATA_LOW);
2952 }
2953 radio_manuf = (tmp & 0x00000FFF);
2954 radio_ver = (tmp & 0x0FFFF000) >> 12;
2955 radio_rev = (tmp & 0xF0000000) >> 28;
2956 switch (phy_type) {
2957 case B43legacy_PHYTYPE_B:
2958 if ((radio_ver & 0xFFF0) != 0x2050)
2959 unsupported = 1;
2960 break;
2961 case B43legacy_PHYTYPE_G:
2962 if (radio_ver != 0x2050)
2963 unsupported = 1;
2964 break;
2965 default:
2966 B43legacy_BUG_ON(1);
2967 }
2968 if (unsupported) {
2969 b43legacyerr(dev->wl, "FOUND UNSUPPORTED RADIO "
2970 "(Manuf 0x%X, Version 0x%X, Revision %u)\n",
2971 radio_manuf, radio_ver, radio_rev);
2972 return -EOPNOTSUPP;
2973 }
2974 b43legacydbg(dev->wl, "Found Radio: Manuf 0x%X, Version 0x%X,"
2975 " Revision %u\n", radio_manuf, radio_ver, radio_rev);
2976
2977
2978 phy->radio_manuf = radio_manuf;
2979 phy->radio_ver = radio_ver;
2980 phy->radio_rev = radio_rev;
2981
2982 phy->analog = analog_type;
2983 phy->type = phy_type;
2984 phy->rev = phy_rev;
2985
2986 return 0;
2987}
2988
2989static void setup_struct_phy_for_init(struct b43legacy_wldev *dev,
2990 struct b43legacy_phy *phy)
2991{
2992 struct b43legacy_lopair *lo;
2993 int i;
2994
2995 memset(phy->minlowsig, 0xFF, sizeof(phy->minlowsig));
2996 memset(phy->minlowsigpos, 0, sizeof(phy->minlowsigpos));
2997
1065de15
LF		 2998 /* Assume the radio is enabled. If it's not enabled, the state will
2999 * immediately get fixed on the first periodic work run. */
3000 dev->radio_hw_enable = 1;
75388acd
LF		 3001
3002 phy->savedpctlreg = 0xFFFF;
3003 phy->aci_enable = 0;
3004 phy->aci_wlan_automatic = 0;
3005 phy->aci_hw_rssi = 0;
3006
3007 lo = phy->_lo_pairs;
3008 if (lo)
3009 memset(lo, 0, sizeof(struct b43legacy_lopair) *
3010 B43legacy_LO_COUNT);
3011 phy->max_lb_gain = 0;
3012 phy->trsw_rx_gain = 0;
3013
3014 /* Set default attenuation values. */
3015 phy->bbatt = b43legacy_default_baseband_attenuation(dev);
3016 phy->rfatt = b43legacy_default_radio_attenuation(dev);
3017 phy->txctl1 = b43legacy_default_txctl1(dev);
3018 phy->txpwr_offset = 0;
3019
3020 /* NRSSI */
3021 phy->nrssislope = 0;
3022 for (i = 0; i < ARRAY_SIZE(phy->nrssi); i++)
3023 phy->nrssi[i] = -1000;
3024 for (i = 0; i < ARRAY_SIZE(phy->nrssi_lt); i++)
3025 phy->nrssi_lt[i] = i;
3026
3027 phy->lofcal = 0xFFFF;
3028 phy->initval = 0xFFFF;
3029
75388acd
LF		 3030 phy->interfmode = B43legacy_INTERFMODE_NONE;
3031 phy->channel = 0xFF;
3032}
3033
3034static void setup_struct_wldev_for_init(struct b43legacy_wldev *dev)
3035{
3036 /* Flags */
eed0fd21 3037 dev->dfq_valid = 0;
75388acd
LF		 3038
3039 /* Stats */
3040 memset(&dev->stats, 0, sizeof(dev->stats));
3041
3042 setup_struct_phy_for_init(dev, &dev->phy);
3043
3044 /* IRQ related flags */
3045 dev->irq_reason = 0;
3046 memset(dev->dma_reason, 0, sizeof(dev->dma_reason));
3047 dev->irq_savedstate = B43legacy_IRQ_MASKTEMPLATE;
3048
3049 dev->mac_suspended = 1;
3050
3051 /* Noise calculation context */
3052 memset(&dev->noisecalc, 0, sizeof(dev->noisecalc));
3053}
3054
3055static void b43legacy_imcfglo_timeouts_workaround(struct b43legacy_wldev *dev)
3056{
3057#ifdef CONFIG_SSB_DRIVER_PCICORE
3058 struct ssb_bus *bus = dev->dev->bus;
3059 u32 tmp;
3060
3061 if (bus->pcicore.dev &&
3062 bus->pcicore.dev->id.coreid == SSB_DEV_PCI &&
3063 bus->pcicore.dev->id.revision <= 5) {
3064 /* IMCFGLO timeouts workaround. */
3065 tmp = ssb_read32(dev->dev, SSB_IMCFGLO);
3066 tmp &= ~SSB_IMCFGLO_REQTO;
3067 tmp &= ~SSB_IMCFGLO_SERTO;
3068 switch (bus->bustype) {
3069 case SSB_BUSTYPE_PCI:
3070 case SSB_BUSTYPE_PCMCIA:
3071 tmp |= 0x32;
3072 break;
3073 case SSB_BUSTYPE_SSB:
3074 tmp |= 0x53;
3075 break;
3076 }
3077 ssb_write32(dev->dev, SSB_IMCFGLO, tmp);
3078 }
3079#endif /* CONFIG_SSB_DRIVER_PCICORE */
3080}
3081
3e2c40ef
SB		 3082static void b43legacy_set_synth_pu_delay(struct b43legacy_wldev *dev,
3083 bool idle) {
3084 u16 pu_delay = 1050;
3085
05c914fe 3086 if (b43legacy_is_mode(dev->wl, NL80211_IFTYPE_ADHOC) || idle)
3e2c40ef
SB		 3087 pu_delay = 500;
3088 if ((dev->phy.radio_ver == 0x2050) && (dev->phy.radio_rev == 8))
3089 pu_delay = max(pu_delay, (u16)2400);
3090
3091 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3092 B43legacy_SHM_SH_SPUWKUP, pu_delay);
3093}
3094
3095/* Set the TSF CFP pre-TargetBeaconTransmissionTime. */
3096static void b43legacy_set_pretbtt(struct b43legacy_wldev *dev)
3097{
3098 u16 pretbtt;
3099
3100 /* The time value is in microseconds. */
05c914fe 3101 if (b43legacy_is_mode(dev->wl, NL80211_IFTYPE_ADHOC))
3e2c40ef
SB		 3102 pretbtt = 2;
3103 else
3104 pretbtt = 250;
3105 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3106 B43legacy_SHM_SH_PRETBTT, pretbtt);
3107 b43legacy_write16(dev, B43legacy_MMIO_TSF_CFP_PRETBTT, pretbtt);
3108}
3109
75388acd
LF		 3110/* Shutdown a wireless core */
3111/* Locking: wl->mutex */
3112static void b43legacy_wireless_core_exit(struct b43legacy_wldev *dev)
3113{
75388acd 3114 struct b43legacy_phy *phy = &dev->phy;
e78c9d28 3115 u32 macctl;
75388acd
LF		 3116
3117 B43legacy_WARN_ON(b43legacy_status(dev) > B43legacy_STAT_INITIALIZED);
3118 if (b43legacy_status(dev) != B43legacy_STAT_INITIALIZED)
3119 return;
3120 b43legacy_set_status(dev, B43legacy_STAT_UNINIT);
3121
e78c9d28
SB		 3122 /* Stop the microcode PSM. */
3123 macctl = b43legacy_read32(dev, B43legacy_MMIO_MACCTL);
3124 macctl &= ~B43legacy_MACCTL_PSM_RUN;
3125 macctl |= B43legacy_MACCTL_PSM_JMP0;
3126 b43legacy_write32(dev, B43legacy_MMIO_MACCTL, macctl);
3127
4ad36d78 3128 b43legacy_leds_exit(dev);
75388acd
LF		 3129 b43legacy_rng_exit(dev->wl);
3130 b43legacy_pio_free(dev);
3131 b43legacy_dma_free(dev);
3132 b43legacy_chip_exit(dev);
93bb7f3a 3133 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 3134 b43legacy_switch_analog(dev, 0);
3135 if (phy->dyn_tssi_tbl)
3136 kfree(phy->tssi2dbm);
3137 kfree(phy->lo_control);
3138 phy->lo_control = NULL;
a297170d
SB		 3139 if (dev->wl->current_beacon) {
3140 dev_kfree_skb_any(dev->wl->current_beacon);
3141 dev->wl->current_beacon = NULL;
3142 }
3143
75388acd
LF		 3144 ssb_device_disable(dev->dev, 0);
3145 ssb_bus_may_powerdown(dev->dev->bus);
3146}
3147
3148static void prepare_phy_data_for_init(struct b43legacy_wldev *dev)
3149{
3150 struct b43legacy_phy *phy = &dev->phy;
3151 int i;
3152
3153 /* Set default attenuation values. */
3154 phy->bbatt = b43legacy_default_baseband_attenuation(dev);
3155 phy->rfatt = b43legacy_default_radio_attenuation(dev);
3156 phy->txctl1 = b43legacy_default_txctl1(dev);
3157 phy->txctl2 = 0xFFFF;
3158 phy->txpwr_offset = 0;
3159
3160 /* NRSSI */
3161 phy->nrssislope = 0;
3162 for (i = 0; i < ARRAY_SIZE(phy->nrssi); i++)
3163 phy->nrssi[i] = -1000;
3164 for (i = 0; i < ARRAY_SIZE(phy->nrssi_lt); i++)
3165 phy->nrssi_lt[i] = i;
3166
3167 phy->lofcal = 0xFFFF;
3168 phy->initval = 0xFFFF;
3169
3170 phy->aci_enable = 0;
3171 phy->aci_wlan_automatic = 0;
3172 phy->aci_hw_rssi = 0;
3173
3174 phy->antenna_diversity = 0xFFFF;
3175 memset(phy->minlowsig, 0xFF, sizeof(phy->minlowsig));
3176 memset(phy->minlowsigpos, 0, sizeof(phy->minlowsigpos));
3177
3178 /* Flags */
3179 phy->calibrated = 0;
75388acd
LF		 3180
3181 if (phy->_lo_pairs)
3182 memset(phy->_lo_pairs, 0,
3183 sizeof(struct b43legacy_lopair) * B43legacy_LO_COUNT);
3184 memset(phy->loopback_gain, 0, sizeof(phy->loopback_gain));
3185}
3186
3187/* Initialize a wireless core */
3188static int b43legacy_wireless_core_init(struct b43legacy_wldev *dev)
3189{
3190 struct b43legacy_wl *wl = dev->wl;
3191 struct ssb_bus *bus = dev->dev->bus;
3192 struct b43legacy_phy *phy = &dev->phy;
3193 struct ssb_sprom *sprom = &dev->dev->bus->sprom;
3194 int err;
3195 u32 hf;
3196 u32 tmp;
3197
3198 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_UNINIT);
3199
3200 err = ssb_bus_powerup(bus, 0);
3201 if (err)
3202 goto out;
3203 if (!ssb_device_is_enabled(dev->dev)) {
3204 tmp = phy->gmode ? B43legacy_TMSLOW_GMODE : 0;
3205 b43legacy_wireless_core_reset(dev, tmp);
3206 }
3207
3208 if ((phy->type == B43legacy_PHYTYPE_B) ||
3209 (phy->type == B43legacy_PHYTYPE_G)) {
3210 phy->_lo_pairs = kzalloc(sizeof(struct b43legacy_lopair)
3211 * B43legacy_LO_COUNT,
3212 GFP_KERNEL);
3213 if (!phy->_lo_pairs)
3214 return -ENOMEM;
3215 }
3216 setup_struct_wldev_for_init(dev);
3217
3218 err = b43legacy_phy_init_tssi2dbm_table(dev);
3219 if (err)
3220 goto err_kfree_lo_control;
3221
3222 /* Enable IRQ routing to this device. */
3223 ssb_pcicore_dev_irqvecs_enable(&bus->pcicore, dev->dev);
3224
3225 b43legacy_imcfglo_timeouts_workaround(dev);
3226 prepare_phy_data_for_init(dev);
3227 b43legacy_phy_calibrate(dev);
3228 err = b43legacy_chip_init(dev);
3229 if (err)
3230 goto err_kfree_tssitbl;
3231 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3232 B43legacy_SHM_SH_WLCOREREV,
3233 dev->dev->id.revision);
3234 hf = b43legacy_hf_read(dev);
3235 if (phy->type == B43legacy_PHYTYPE_G) {
3236 hf |= B43legacy_HF_SYMW;
3237 if (phy->rev == 1)
3238 hf |= B43legacy_HF_GDCW;
7797aa38 3239 if (sprom->boardflags_lo & B43legacy_BFL_PACTRL)
75388acd
LF		 3240 hf |= B43legacy_HF_OFDMPABOOST;
3241 } else if (phy->type == B43legacy_PHYTYPE_B) {
3242 hf |= B43legacy_HF_SYMW;
3243 if (phy->rev >= 2 && phy->radio_ver == 0x2050)
3244 hf &= ~B43legacy_HF_GDCW;
3245 }
3246 b43legacy_hf_write(dev, hf);
3247
0a6e1bee
SB		 3248 b43legacy_set_retry_limits(dev,
3249 B43legacy_DEFAULT_SHORT_RETRY_LIMIT,
3250 B43legacy_DEFAULT_LONG_RETRY_LIMIT);
75388acd
LF		 3251
3252 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3253 0x0044, 3);
3254 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3255 0x0046, 2);
3256
3257 /* Disable sending probe responses from firmware.
3258 * Setting the MaxTime to one usec will always trigger
3259 * a timeout, so we never send any probe resp.
3260 * A timeout of zero is infinite. */
3261 b43legacy_shm_write16(dev, B43legacy_SHM_SHARED,
3262 B43legacy_SHM_SH_PRMAXTIME, 1);
3263
3264 b43legacy_rate_memory_init(dev);
3265
3266 /* Minimum Contention Window */
3267 if (phy->type == B43legacy_PHYTYPE_B)
3268 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3269 0x0003, 31);
3270 else
3271 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3272 0x0003, 15);
3273 /* Maximum Contention Window */
3274 b43legacy_shm_write16(dev, B43legacy_SHM_WIRELESS,
3275 0x0004, 1023);
3276
3277 do {
3278 if (b43legacy_using_pio(dev))
3279 err = b43legacy_pio_init(dev);
3280 else {
3281 err = b43legacy_dma_init(dev);
3282 if (!err)
3283 b43legacy_qos_init(dev);
3284 }
3285 } while (err == -EAGAIN);
3286 if (err)
3287 goto err_chip_exit;
3288
3e2c40ef 3289 b43legacy_set_synth_pu_delay(dev, 1);
75388acd
LF		 3290
3291 ssb_bus_powerup(bus, 1); /* Enable dynamic PCTL */
4150c572 3292 b43legacy_upload_card_macaddress(dev);
75388acd
LF		 3293 b43legacy_security_init(dev);
3294 b43legacy_rng_init(wl);
3295
3296 b43legacy_set_status(dev, B43legacy_STAT_INITIALIZED);
3297
4ad36d78 3298 b43legacy_leds_init(dev);
75388acd
LF		 3299out:
3300 return err;
3301
3302err_chip_exit:
3303 b43legacy_chip_exit(dev);
3304err_kfree_tssitbl:
3305 if (phy->dyn_tssi_tbl)
3306 kfree(phy->tssi2dbm);
3307err_kfree_lo_control:
3308 kfree(phy->lo_control);
3309 phy->lo_control = NULL;
3310 ssb_bus_may_powerdown(bus);
3311 B43legacy_WARN_ON(b43legacy_status(dev) != B43legacy_STAT_UNINIT);
3312 return err;
3313}
3314
33a3dc93
SB		 3315static int b43legacy_op_add_interface(struct ieee80211_hw *hw,
3316 struct ieee80211_if_init_conf *conf)
75388acd
LF		 3317{
3318 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3319 struct b43legacy_wldev *dev;
3320 unsigned long flags;
3321 int err = -EOPNOTSUPP;
4150c572
JB		 3322
3323 /* TODO: allow WDS/AP devices to coexist */
3324
05c914fe
JB		 3325 if (conf->type != NL80211_IFTYPE_AP &&
3326 conf->type != NL80211_IFTYPE_STATION &&
3327 conf->type != NL80211_IFTYPE_WDS &&
3328 conf->type != NL80211_IFTYPE_ADHOC)
4150c572 3329 return -EOPNOTSUPP;
75388acd
LF		 3330
3331 mutex_lock(&wl->mutex);
4150c572 3332 if (wl->operating)
75388acd
LF		 3333 goto out_mutex_unlock;
3334
3335 b43legacydbg(wl, "Adding Interface type %d\n", conf->type);
3336
3337 dev = wl->current_dev;
4150c572 3338 wl->operating = 1;
32bfd35d 3339 wl->vif = conf->vif;
4150c572
JB		 3340 wl->if_type = conf->type;
3341 memcpy(wl->mac_addr, conf->mac_addr, ETH_ALEN);
3342
3343 spin_lock_irqsave(&wl->irq_lock, flags);
3344 b43legacy_adjust_opmode(dev);
3e2c40ef
SB		 3345 b43legacy_set_pretbtt(dev);
3346 b43legacy_set_synth_pu_delay(dev, 0);
4150c572
JB		 3347 b43legacy_upload_card_macaddress(dev);
3348 spin_unlock_irqrestore(&wl->irq_lock, flags);
3349
3350 err = 0;
3351 out_mutex_unlock:
3352 mutex_unlock(&wl->mutex);
3353
3354 return err;
3355}
3356
33a3dc93
SB		 3357static void b43legacy_op_remove_interface(struct ieee80211_hw *hw,
3358 struct ieee80211_if_init_conf *conf)
4150c572
JB		 3359{
3360 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3361 struct b43legacy_wldev *dev = wl->current_dev;
3362 unsigned long flags;
3363
3364 b43legacydbg(wl, "Removing Interface type %d\n", conf->type);
3365
3366 mutex_lock(&wl->mutex);
3367
3368 B43legacy_WARN_ON(!wl->operating);
32bfd35d
JB		 3369 B43legacy_WARN_ON(wl->vif != conf->vif);
3370 wl->vif = NULL;
4150c572
JB		 3371
3372 wl->operating = 0;
3373
3374 spin_lock_irqsave(&wl->irq_lock, flags);
3375 b43legacy_adjust_opmode(dev);
3376 memset(wl->mac_addr, 0, ETH_ALEN);
3377 b43legacy_upload_card_macaddress(dev);
3378 spin_unlock_irqrestore(&wl->irq_lock, flags);
3379
3380 mutex_unlock(&wl->mutex);
3381}
3382
33a3dc93 3383static int b43legacy_op_start(struct ieee80211_hw *hw)
4150c572
JB		 3384{
3385 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3386 struct b43legacy_wldev *dev = wl->current_dev;
3387 int did_init = 0;
208eec88 3388 int err = 0;
8712f276 3389 bool do_rfkill_exit = 0;
4150c572 3390
4ad36d78
LF		 3391 /* First register RFkill.
3392 * LEDs that are registered later depend on it. */
3393 b43legacy_rfkill_init(dev);
3394
ada50731
SB		 3395 /* Kill all old instance specific information to make sure
3396 * the card won't use it in the short timeframe between start
3397 * and mac80211 reconfiguring it. */
3398 memset(wl->bssid, 0, ETH_ALEN);
3399 memset(wl->mac_addr, 0, ETH_ALEN);
3400 wl->filter_flags = 0;
3401
4150c572
JB		 3402 mutex_lock(&wl->mutex);
3403
75388acd
LF		 3404 if (b43legacy_status(dev) < B43legacy_STAT_INITIALIZED) {
3405 err = b43legacy_wireless_core_init(dev);
8712f276
MB		 3406 if (err) {
3407 do_rfkill_exit = 1;
75388acd 3408 goto out_mutex_unlock;
8712f276 3409 }
75388acd
LF		 3410 did_init = 1;
3411 }
4150c572 3412
75388acd
LF		 3413 if (b43legacy_status(dev) < B43legacy_STAT_STARTED) {
3414 err = b43legacy_wireless_core_start(dev);
3415 if (err) {
3416 if (did_init)
3417 b43legacy_wireless_core_exit(dev);
8712f276 3418 do_rfkill_exit = 1;
75388acd
LF		 3419 goto out_mutex_unlock;
3420 }
3421 }
3422
75388acd
LF		 3423out_mutex_unlock:
3424 mutex_unlock(&wl->mutex);
3425
8712f276
MB		 3426 if (do_rfkill_exit)
3427 b43legacy_rfkill_exit(dev);
3428
75388acd
LF		 3429 return err;
3430}
3431
33a3dc93 3432static void b43legacy_op_stop(struct ieee80211_hw *hw)
75388acd
LF		 3433{
3434 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
4150c572 3435 struct b43legacy_wldev *dev = wl->current_dev;
75388acd 3436
4ad36d78
LF		 3437 b43legacy_rfkill_exit(dev);
3438
75388acd 3439 mutex_lock(&wl->mutex);
4150c572
JB		 3440 if (b43legacy_status(dev) >= B43legacy_STAT_STARTED)
3441 b43legacy_wireless_core_stop(dev);
3442 b43legacy_wireless_core_exit(dev);
75388acd
LF		 3443 mutex_unlock(&wl->mutex);
3444}
3445
a297170d 3446static int b43legacy_op_beacon_set_tim(struct ieee80211_hw *hw,
17741cdc 3447 struct ieee80211_sta *sta, bool set)
a297170d
SB		 3448{
3449 struct b43legacy_wl *wl = hw_to_b43legacy_wl(hw);
3450 unsigned long flags;
3451
3452 spin_lock_irqsave(&wl->irq_lock, flags);
9d139c81 3453 b43legacy_update_templates(wl);
a297170d
SB		 3454 spin_unlock_irqrestore(&wl->irq_lock, flags);
3455
3456 return 0;
3457}
3458
75388acd 3459static const struct ieee80211_ops b43legacy_hw_ops = {
33a3dc93
SB		 3460 .tx = b43legacy_op_tx,
3461 .conf_tx = b43legacy_op_conf_tx,
3462 .add_interface = b43legacy_op_add_interface,
3463 .remove_interface = b43legacy_op_remove_interface,
3464 .config = b43legacy_op_dev_config,
7f3704e9 3465 .bss_info_changed = b43legacy_op_bss_info_changed,
33a3dc93
SB		 3466 .config_interface = b43legacy_op_config_interface,
3467 .configure_filter = b43legacy_op_configure_filter,
3468 .get_stats = b43legacy_op_get_stats,
3469 .get_tx_stats = b43legacy_op_get_tx_stats,
3470 .start = b43legacy_op_start,
3471 .stop = b43legacy_op_stop,
a297170d 3472 .set_tim = b43legacy_op_beacon_set_tim,
75388acd
LF		 3473};
3474
3475/* Hard-reset the chip. Do not call this directly.
3476 * Use b43legacy_controller_restart()
3477 */
3478static void b43legacy_chip_reset(struct work_struct *work)
3479{
3480 struct b43legacy_wldev *dev =
3481 container_of(work, struct b43legacy_wldev, restart_work);
3482 struct b43legacy_wl *wl = dev->wl;
3483 int err = 0;
3484 int prev_status;
3485
3486 mutex_lock(&wl->mutex);
3487
3488 prev_status = b43legacy_status(dev);
3489 /* Bring the device down... */
3490 if (prev_status >= B43legacy_STAT_STARTED)
3491 b43legacy_wireless_core_stop(dev);
3492 if (prev_status >= B43legacy_STAT_INITIALIZED)
3493 b43legacy_wireless_core_exit(dev);
3494
3495 /* ...and up again. */
3496 if (prev_status >= B43legacy_STAT_INITIALIZED) {
3497 err = b43legacy_wireless_core_init(dev);
3498 if (err)
3499 goto out;
3500 }
3501 if (prev_status >= B43legacy_STAT_STARTED) {
3502 err = b43legacy_wireless_core_start(dev);
3503 if (err) {
3504 b43legacy_wireless_core_exit(dev);
3505 goto out;
3506 }
3507 }
3508out:
48e6c51b
MB		 3509 if (err)
3510 wl->current_dev = NULL; /* Failed to init the dev. */
75388acd
LF		 3511 mutex_unlock(&wl->mutex);
3512 if (err)
3513 b43legacyerr(wl, "Controller restart FAILED\n");
3514 else
3515 b43legacyinfo(wl, "Controller restarted\n");
3516}
3517
3518static int b43legacy_setup_modes(struct b43legacy_wldev *dev,
3519 int have_bphy,
3520 int have_gphy)
3521{
3522 struct ieee80211_hw *hw = dev->wl->hw;
75388acd 3523 struct b43legacy_phy *phy = &dev->phy;
75388acd
LF		 3524
3525 phy->possible_phymodes = 0;
8318d78a
JB		 3526 if (have_bphy) {
3527 hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
3528 &b43legacy_band_2GHz_BPHY;
3529 phy->possible_phymodes |= B43legacy_PHYMODE_B;
3530 }
3531
3532 if (have_gphy) {
3533 hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
3534 &b43legacy_band_2GHz_GPHY;
3535 phy->possible_phymodes |= B43legacy_PHYMODE_G;
75388acd
LF		 3536 }
3537
3538 return 0;
3539}
3540
3541static void b43legacy_wireless_core_detach(struct b43legacy_wldev *dev)
3542{
3543 /* We release firmware that late to not be required to re-request
3544 * is all the time when we reinit the core. */
3545 b43legacy_release_firmware(dev);
3546}
3547
3548static int b43legacy_wireless_core_attach(struct b43legacy_wldev *dev)
3549{
3550 struct b43legacy_wl *wl = dev->wl;
3551 struct ssb_bus *bus = dev->dev->bus;
3552 struct pci_dev *pdev = bus->host_pci;
3553 int err;
3554 int have_bphy = 0;
3555 int have_gphy = 0;
3556 u32 tmp;
3557
3558 /* Do NOT do any device initialization here.
3559 * Do it in wireless_core_init() instead.
3560 * This function is for gathering basic information about the HW, only.
3561 * Also some structs may be set up here. But most likely you want to
3562 * have that in core_init(), too.
3563 */
3564
3565 err = ssb_bus_powerup(bus, 0);
3566 if (err) {
3567 b43legacyerr(wl, "Bus powerup failed\n");
3568 goto out;
3569 }
3570 /* Get the PHY type. */
3571 if (dev->dev->id.revision >= 5) {
3572 u32 tmshigh;
3573
3574 tmshigh = ssb_read32(dev->dev, SSB_TMSHIGH);
3575 have_gphy = !!(tmshigh & B43legacy_TMSHIGH_GPHY);
3576 if (!have_gphy)
3577 have_bphy = 1;
3578 } else if (dev->dev->id.revision == 4)
3579 have_gphy = 1;
3580 else
3581 have_bphy = 1;
3582
75388acd
LF		 3583 dev->phy.gmode = (have_gphy || have_bphy);
3584 tmp = dev->phy.gmode ? B43legacy_TMSLOW_GMODE : 0;
3585 b43legacy_wireless_core_reset(dev, tmp);
3586
3587 err = b43legacy_phy_versioning(dev);
3588 if (err)
ba48f7bb 3589 goto err_powerdown;
75388acd
LF		 3590 /* Check if this device supports multiband. */
3591 if (!pdev ||
3592 (pdev->device != 0x4312 &&
3593 pdev->device != 0x4319 &&
3594 pdev->device != 0x4324)) {
3595 /* No multiband support. */
3596 have_bphy = 0;
3597 have_gphy = 0;
3598 switch (dev->phy.type) {
3599 case B43legacy_PHYTYPE_B:
3600 have_bphy = 1;
3601 break;
3602 case B43legacy_PHYTYPE_G:
3603 have_gphy = 1;
3604 break;
3605 default:
3606 B43legacy_BUG_ON(1);
3607 }
3608 }
3609 dev->phy.gmode = (have_gphy || have_bphy);
3610 tmp = dev->phy.gmode ? B43legacy_TMSLOW_GMODE : 0;
3611 b43legacy_wireless_core_reset(dev, tmp);
3612
3613 err = b43legacy_validate_chipaccess(dev);
3614 if (err)
ba48f7bb 3615 goto err_powerdown;
75388acd
LF		 3616 err = b43legacy_setup_modes(dev, have_bphy, have_gphy);
3617 if (err)
ba48f7bb 3618 goto err_powerdown;
75388acd
LF		 3619
3620 /* Now set some default "current_dev" */
3621 if (!wl->current_dev)
3622 wl->current_dev = dev;
3623 INIT_WORK(&dev->restart_work, b43legacy_chip_reset);
3624
93bb7f3a 3625 b43legacy_radio_turn_off(dev, 1);
75388acd
LF		 3626 b43legacy_switch_analog(dev, 0);
3627 ssb_device_disable(dev->dev, 0);
3628 ssb_bus_may_powerdown(bus);
3629
3630out:
3631 return err;
3632
75388acd
LF		 3633err_powerdown:
3634 ssb_bus_may_powerdown(bus);
3635 return err;
3636}
3637
3638static void b43legacy_one_core_detach(struct ssb_device *dev)
3639{
3640 struct b43legacy_wldev *wldev;
3641 struct b43legacy_wl *wl;
3642
48e6c51b
MB		 3643 /* Do not cancel ieee80211-workqueue based work here.
3644 * See comment in b43legacy_remove(). */
3645
75388acd
LF		 3646 wldev = ssb_get_drvdata(dev);
3647 wl = wldev->wl;
75388acd
LF		 3648 b43legacy_debugfs_remove_device(wldev);
3649 b43legacy_wireless_core_detach(wldev);
3650 list_del(&wldev->list);
3651 wl->nr_devs--;
3652 ssb_set_drvdata(dev, NULL);
3653 kfree(wldev);
3654}
3655
3656static int b43legacy_one_core_attach(struct ssb_device *dev,
3657 struct b43legacy_wl *wl)
3658{
3659 struct b43legacy_wldev *wldev;
3660 struct pci_dev *pdev;
3661 int err = -ENOMEM;
3662
3663 if (!list_empty(&wl->devlist)) {
3664 /* We are not the first core on this chip. */
3665 pdev = dev->bus->host_pci;
3666 /* Only special chips support more than one wireless
3667 * core, although some of the other chips have more than
3668 * one wireless core as well. Check for this and
3669 * bail out early.
3670 */
3671 if (!pdev ||
3672 ((pdev->device != 0x4321) &&
3673 (pdev->device != 0x4313) &&
3674 (pdev->device != 0x431A))) {
3675 b43legacydbg(wl, "Ignoring unconnected 802.11 core\n");
3676 return -ENODEV;
3677 }
3678 }
3679
3680 wldev = kzalloc(sizeof(*wldev), GFP_KERNEL);
3681 if (!wldev)
3682 goto out;
3683
3684 wldev->dev = dev;
3685 wldev->wl = wl;
3686 b43legacy_set_status(wldev, B43legacy_STAT_UNINIT);
3687 wldev->bad_frames_preempt = modparam_bad_frames_preempt;
3688 tasklet_init(&wldev->isr_tasklet,
3689 (void (*)(unsigned long))b43legacy_interrupt_tasklet,
3690 (unsigned long)wldev);
3691 if (modparam_pio)
3692 wldev->__using_pio = 1;
3693 INIT_LIST_HEAD(&wldev->list);
3694
3695 err = b43legacy_wireless_core_attach(wldev);
3696 if (err)
3697 goto err_kfree_wldev;
3698
3699 list_add(&wldev->list, &wl->devlist);
3700 wl->nr_devs++;
3701 ssb_set_drvdata(dev, wldev);
3702 b43legacy_debugfs_add_device(wldev);
3703out:
3704 return err;
3705
3706err_kfree_wldev:
3707 kfree(wldev);
3708 return err;
3709}
3710
3711static void b43legacy_sprom_fixup(struct ssb_bus *bus)
3712{
3713 /* boardflags workarounds */
3714 if (bus->boardinfo.vendor == PCI_VENDOR_ID_APPLE &&
3715 bus->boardinfo.type == 0x4E &&
3716 bus->boardinfo.rev > 0x40)
7797aa38 3717 bus->sprom.boardflags_lo |= B43legacy_BFL_PACTRL;
75388acd
LF		 3718}
3719
3720static void b43legacy_wireless_exit(struct ssb_device *dev,
3721 struct b43legacy_wl *wl)
3722{
3723 struct ieee80211_hw *hw = wl->hw;
3724
3725 ssb_set_devtypedata(dev, NULL);
3726 ieee80211_free_hw(hw);
3727}
3728
3729static int b43legacy_wireless_init(struct ssb_device *dev)
3730{
3731 struct ssb_sprom *sprom = &dev->bus->sprom;
3732 struct ieee80211_hw *hw;
3733 struct b43legacy_wl *wl;
3734 int err = -ENOMEM;
3735
3736 b43legacy_sprom_fixup(dev->bus);
3737
3738 hw = ieee80211_alloc_hw(sizeof(*wl), &b43legacy_hw_ops);
3739 if (!hw) {
3740 b43legacyerr(NULL, "Could not allocate ieee80211 device\n");
3741 goto out;
3742 }
3743
3744 /* fill hw info */
605a0bd6 3745 hw->flags = IEEE80211_HW_RX_INCLUDES_FCS |
566bfe5a
BR		 3746 IEEE80211_HW_SIGNAL_DBM |
3747 IEEE80211_HW_NOISE_DBM;
f59ac048
LR		 3748 hw->wiphy->interface_modes =
3749 BIT(NL80211_IFTYPE_AP) |
3750 BIT(NL80211_IFTYPE_STATION) |
3751 BIT(NL80211_IFTYPE_WDS) |
3752 BIT(NL80211_IFTYPE_ADHOC);
75388acd 3753 hw->queues = 1; /* FIXME: hardware has more queues */
e6a9854b 3754 hw->max_rates = 2;
75388acd 3755 SET_IEEE80211_DEV(hw, dev->dev);
7797aa38
LF		 3756 if (is_valid_ether_addr(sprom->et1mac))
3757 SET_IEEE80211_PERM_ADDR(hw, sprom->et1mac);
75388acd 3758 else
7797aa38 3759 SET_IEEE80211_PERM_ADDR(hw, sprom->il0mac);
75388acd
LF		 3760
3761 /* Get and initialize struct b43legacy_wl */
3762 wl = hw_to_b43legacy_wl(hw);
3763 memset(wl, 0, sizeof(*wl));
3764 wl->hw = hw;
3765 spin_lock_init(&wl->irq_lock);
3766 spin_lock_init(&wl->leds_lock);
3767 mutex_init(&wl->mutex);
3768 INIT_LIST_HEAD(&wl->devlist);
3769
3770 ssb_set_devtypedata(dev, wl);
3771 b43legacyinfo(wl, "Broadcom %04X WLAN found\n", dev->bus->chip_id);
3772 err = 0;
3773out:
3774 return err;
3775}
3776
3777static int b43legacy_probe(struct ssb_device *dev,
3778 const struct ssb_device_id *id)
3779{
3780 struct b43legacy_wl *wl;
3781 int err;
3782 int first = 0;
3783
3784 wl = ssb_get_devtypedata(dev);
3785 if (!wl) {
3786 /* Probing the first core - setup common struct b43legacy_wl */
3787 first = 1;
3788 err = b43legacy_wireless_init(dev);
3789 if (err)
3790 goto out;
3791 wl = ssb_get_devtypedata(dev);
3792 B43legacy_WARN_ON(!wl);
3793 }
3794 err = b43legacy_one_core_attach(dev, wl);
3795 if (err)
3796 goto err_wireless_exit;
3797
3798 if (first) {
3799 err = ieee80211_register_hw(wl->hw);
3800 if (err)
3801 goto err_one_core_detach;
3802 }
3803
3804out:
3805 return err;
3806
3807err_one_core_detach:
3808 b43legacy_one_core_detach(dev);
3809err_wireless_exit:
3810 if (first)
3811 b43legacy_wireless_exit(dev, wl);
3812 return err;
3813}
3814
3815static void b43legacy_remove(struct ssb_device *dev)
3816{
3817 struct b43legacy_wl *wl = ssb_get_devtypedata(dev);
3818 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3819
48e6c51b
MB		 3820 /* We must cancel any work here before unregistering from ieee80211,
3821 * as the ieee80211 unreg will destroy the workqueue. */
3822 cancel_work_sync(&wldev->restart_work);
3823
75388acd
LF		 3824 B43legacy_WARN_ON(!wl);
3825 if (wl->current_dev == wldev)
3826 ieee80211_unregister_hw(wl->hw);
3827
3828 b43legacy_one_core_detach(dev);
3829
3830 if (list_empty(&wl->devlist))
3831 /* Last core on the chip unregistered.
3832 * We can destroy common struct b43legacy_wl.
3833 */
3834 b43legacy_wireless_exit(dev, wl);
3835}
3836
3837/* Perform a hardware reset. This can be called from any context. */
3838void b43legacy_controller_restart(struct b43legacy_wldev *dev,
3839 const char *reason)
3840{
3841 /* Must avoid requeueing, if we are in shutdown. */
3842 if (b43legacy_status(dev) < B43legacy_STAT_INITIALIZED)
3843 return;
3844 b43legacyinfo(dev->wl, "Controller RESET (%s) ...\n", reason);
3845 queue_work(dev->wl->hw->workqueue, &dev->restart_work);
3846}
3847
3848#ifdef CONFIG_PM
3849
3850static int b43legacy_suspend(struct ssb_device *dev, pm_message_t state)
3851{
3852 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3853 struct b43legacy_wl *wl = wldev->wl;
3854
3855 b43legacydbg(wl, "Suspending...\n");
3856
3857 mutex_lock(&wl->mutex);
3858 wldev->suspend_init_status = b43legacy_status(wldev);
3859 if (wldev->suspend_init_status >= B43legacy_STAT_STARTED)
3860 b43legacy_wireless_core_stop(wldev);
3861 if (wldev->suspend_init_status >= B43legacy_STAT_INITIALIZED)
3862 b43legacy_wireless_core_exit(wldev);
3863 mutex_unlock(&wl->mutex);
3864
3865 b43legacydbg(wl, "Device suspended.\n");
3866
3867 return 0;
3868}
3869
3870static int b43legacy_resume(struct ssb_device *dev)
3871{
3872 struct b43legacy_wldev *wldev = ssb_get_drvdata(dev);
3873 struct b43legacy_wl *wl = wldev->wl;
3874 int err = 0;
3875
3876 b43legacydbg(wl, "Resuming...\n");
3877
3878 mutex_lock(&wl->mutex);
3879 if (wldev->suspend_init_status >= B43legacy_STAT_INITIALIZED) {
3880 err = b43legacy_wireless_core_init(wldev);
3881 if (err) {
3882 b43legacyerr(wl, "Resume failed at core init\n");
3883 goto out;
3884 }
3885 }
3886 if (wldev->suspend_init_status >= B43legacy_STAT_STARTED) {
3887 err = b43legacy_wireless_core_start(wldev);
3888 if (err) {
3889 b43legacy_wireless_core_exit(wldev);
3890 b43legacyerr(wl, "Resume failed at core start\n");
3891 goto out;
3892 }
3893 }
75388acd
LF		 3894
3895 b43legacydbg(wl, "Device resumed.\n");
3896out:
4104863f 3897 mutex_unlock(&wl->mutex);
75388acd
LF		 3898 return err;
3899}
3900
3901#else /* CONFIG_PM */
3902# define b43legacy_suspend NULL
3903# define b43legacy_resume NULL
3904#endif /* CONFIG_PM */
3905
3906static struct ssb_driver b43legacy_ssb_driver = {
3907 .name = KBUILD_MODNAME,
3908 .id_table = b43legacy_ssb_tbl,
3909 .probe = b43legacy_probe,
3910 .remove = b43legacy_remove,
3911 .suspend = b43legacy_suspend,
3912 .resume = b43legacy_resume,
3913};
3914
6fff1c64
SB		 3915static void b43legacy_print_driverinfo(void)
3916{
3917 const char *feat_pci = "", *feat_leds = "", *feat_rfkill = "",
3918 *feat_pio = "", *feat_dma = "";
3919
3920#ifdef CONFIG_B43LEGACY_PCI_AUTOSELECT
3921 feat_pci = "P";
3922#endif
3923#ifdef CONFIG_B43LEGACY_LEDS
3924 feat_leds = "L";
3925#endif
3926#ifdef CONFIG_B43LEGACY_RFKILL
3927 feat_rfkill = "R";
3928#endif
3929#ifdef CONFIG_B43LEGACY_PIO
3930 feat_pio = "I";
3931#endif
3932#ifdef CONFIG_B43LEGACY_DMA
3933 feat_dma = "D";
3934#endif
c256e05b 3935 printk(KERN_INFO "Broadcom 43xx-legacy driver loaded "
6fff1c64
SB		 3936 "[ Features: %s%s%s%s%s, Firmware-ID: "
3937 B43legacy_SUPPORTED_FIRMWARE_ID " ]\n",
3938 feat_pci, feat_leds, feat_rfkill, feat_pio, feat_dma);
3939}
3940
75388acd
LF		 3941static int __init b43legacy_init(void)
3942{
3943 int err;
3944
3945 b43legacy_debugfs_init();
3946
3947 err = ssb_driver_register(&b43legacy_ssb_driver);
3948 if (err)
3949 goto err_dfs_exit;
3950
6fff1c64
SB		 3951 b43legacy_print_driverinfo();
3952
75388acd
LF		 3953 return err;
3954
3955err_dfs_exit:
3956 b43legacy_debugfs_exit();
3957 return err;
3958}
3959
3960static void __exit b43legacy_exit(void)
3961{
3962 ssb_driver_unregister(&b43legacy_ssb_driver);
3963 b43legacy_debugfs_exit();
3964}
3965
3966module_init(b43legacy_init)
3967module_exit(b43legacy_exit)
Linux 6.x block layer and io_uring tree(s)