Replace <asm/uaccess.h> with <linux/uaccess.h> globally
[linux-2.6-block.git] / drivers / net / wireless / atmel / atmel.c
CommitLineData
1da177e4
LT
1/*** -*- linux-c -*- **********************************************************
2
3 Driver for Atmel at76c502 at76c504 and at76c506 wireless cards.
4
8830cb67
JD
5 Copyright 2000-2001 ATMEL Corporation.
6 Copyright 2003-2004 Simon Kelley.
1da177e4 7
4d791aad
CP
8 This code was developed from version 2.1.1 of the Atmel drivers,
9 released by Atmel corp. under the GPL in December 2002. It also
10 includes code from the Linux aironet drivers (C) Benjamin Reed,
1da177e4
LT
11 and the Linux PCMCIA package, (C) David Hinds and the Linux wireless
12 extensions, (C) Jean Tourrilhes.
13
14 The firmware module for reading the MAC address of the card comes from
15 net.russotto.AtmelMACFW, written by Matthew T. Russotto and copyright
16 by him. net.russotto.AtmelMACFW is used under the GPL license version 2.
17 This file contains the module in binary form and, under the terms
18 of the GPL, in source form. The source is located at the end of the file.
19
20 This program is free software; you can redistribute it and/or modify
21 it under the terms of the GNU General Public License as published by
22 the Free Software Foundation; either version 2 of the License, or
23 (at your option) any later version.
24
25 This software is distributed in the hope that it will be useful,
26 but WITHOUT ANY WARRANTY; without even the implied warranty of
27 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 GNU General Public License for more details.
29
30 You should have received a copy of the GNU General Public License
36769159
JK
31 along with Atmel wireless lan drivers; if not, see
32 <http://www.gnu.org/licenses/>.
1da177e4 33
4d791aad 34 For all queries about this code, please contact the current author,
1da177e4
LT
35 Simon Kelley <simon@thekelleys.org.uk> and not Atmel Corporation.
36
37 Credit is due to HP UK and Cambridge Online Systems Ltd for supplying
38 hardware used during development of this driver.
39
40******************************************************************************/
41
a6b7a407 42#include <linux/interrupt.h>
1da177e4
LT
43
44#include <linux/kernel.h>
1da177e4
LT
45#include <linux/ptrace.h>
46#include <linux/slab.h>
47#include <linux/string.h>
1da177e4 48#include <linux/timer.h>
9a6ab769 49#include <asm/byteorder.h>
1da177e4 50#include <asm/io.h>
7c0f6ba6 51#include <linux/uaccess.h>
1da177e4
LT
52#include <linux/module.h>
53#include <linux/netdevice.h>
54#include <linux/etherdevice.h>
55#include <linux/skbuff.h>
56#include <linux/if_arp.h>
57#include <linux/ioport.h>
58#include <linux/fcntl.h>
59#include <linux/delay.h>
60#include <linux/wireless.h>
61#include <net/iw_handler.h>
1da177e4
LT
62#include <linux/crc32.h>
63#include <linux/proc_fs.h>
4c4df9b9 64#include <linux/seq_file.h>
1da177e4
LT
65#include <linux/device.h>
66#include <linux/moduleparam.h>
67#include <linux/firmware.h>
6e33e30d 68#include <linux/jiffies.h>
61e5487b 69#include <net/cfg80211.h>
1da177e4
LT
70#include "atmel.h"
71
72#define DRIVER_MAJOR 0
b16a228d 73#define DRIVER_MINOR 98
1da177e4
LT
74
75MODULE_AUTHOR("Simon Kelley");
76MODULE_DESCRIPTION("Support for Atmel at76c50x 802.11 wireless ethernet cards.");
77MODULE_LICENSE("GPL");
78MODULE_SUPPORTED_DEVICE("Atmel at76c50x wireless cards");
79
4d791aad 80/* The name of the firmware file to be loaded
1da177e4
LT
81 over-rides any automatic selection */
82static char *firmware = NULL;
83module_param(firmware, charp, 0);
84
85/* table of firmware file names */
4d791aad 86static struct {
1da177e4
LT
87 AtmelFWType fw_type;
88 const char *fw_file;
89 const char *fw_file_ext;
90} fw_table[] = {
8830cb67
JD
91 { ATMEL_FW_TYPE_502, "atmel_at76c502", "bin" },
92 { ATMEL_FW_TYPE_502D, "atmel_at76c502d", "bin" },
93 { ATMEL_FW_TYPE_502E, "atmel_at76c502e", "bin" },
94 { ATMEL_FW_TYPE_502_3COM, "atmel_at76c502_3com", "bin" },
95 { ATMEL_FW_TYPE_504, "atmel_at76c504", "bin" },
96 { ATMEL_FW_TYPE_504_2958, "atmel_at76c504_2958", "bin" },
97 { ATMEL_FW_TYPE_504A_2958, "atmel_at76c504a_2958", "bin" },
98 { ATMEL_FW_TYPE_506, "atmel_at76c506", "bin" },
99 { ATMEL_FW_TYPE_NONE, NULL, NULL }
1da177e4 100};
b98a032f
BH
101MODULE_FIRMWARE("atmel_at76c502-wpa.bin");
102MODULE_FIRMWARE("atmel_at76c502.bin");
103MODULE_FIRMWARE("atmel_at76c502d-wpa.bin");
104MODULE_FIRMWARE("atmel_at76c502d.bin");
105MODULE_FIRMWARE("atmel_at76c502e-wpa.bin");
106MODULE_FIRMWARE("atmel_at76c502e.bin");
107MODULE_FIRMWARE("atmel_at76c502_3com-wpa.bin");
108MODULE_FIRMWARE("atmel_at76c502_3com.bin");
109MODULE_FIRMWARE("atmel_at76c504-wpa.bin");
110MODULE_FIRMWARE("atmel_at76c504.bin");
111MODULE_FIRMWARE("atmel_at76c504_2958-wpa.bin");
112MODULE_FIRMWARE("atmel_at76c504_2958.bin");
113MODULE_FIRMWARE("atmel_at76c504a_2958-wpa.bin");
114MODULE_FIRMWARE("atmel_at76c504a_2958.bin");
115MODULE_FIRMWARE("atmel_at76c506-wpa.bin");
116MODULE_FIRMWARE("atmel_at76c506.bin");
1da177e4
LT
117
118#define MAX_SSID_LENGTH 32
119#define MGMT_JIFFIES (256 * HZ / 100)
120
4d791aad 121#define MAX_BSS_ENTRIES 64
1da177e4
LT
122
123/* registers */
8830cb67
JD
124#define GCR 0x00 /* (SIR0) General Configuration Register */
125#define BSR 0x02 /* (SIR1) Bank Switching Select Register */
1da177e4
LT
126#define AR 0x04
127#define DR 0x08
8830cb67
JD
128#define MR1 0x12 /* Mirror Register 1 */
129#define MR2 0x14 /* Mirror Register 2 */
130#define MR3 0x16 /* Mirror Register 3 */
131#define MR4 0x18 /* Mirror Register 4 */
1da177e4
LT
132
133#define GPR1 0x0c
134#define GPR2 0x0e
135#define GPR3 0x10
8830cb67
JD
136/*
137 * Constants for the GCR register.
138 */
139#define GCR_REMAP 0x0400 /* Remap internal SRAM to 0 */
140#define GCR_SWRES 0x0080 /* BIU reset (ARM and PAI are NOT reset) */
141#define GCR_CORES 0x0060 /* Core Reset (ARM and PAI are reset) */
142#define GCR_ENINT 0x0002 /* Enable Interrupts */
143#define GCR_ACKINT 0x0008 /* Acknowledge Interrupts */
144
145#define BSS_SRAM 0x0200 /* AMBA module selection --> SRAM */
146#define BSS_IRAM 0x0100 /* AMBA module selection --> IRAM */
147/*
148 *Constants for the MR registers.
149 */
150#define MAC_INIT_COMPLETE 0x0001 /* MAC init has been completed */
151#define MAC_BOOT_COMPLETE 0x0010 /* MAC boot has been completed */
152#define MAC_INIT_OK 0x0002 /* MAC boot has been completed */
1da177e4 153
1da177e4
LT
154#define MIB_MAX_DATA_BYTES 212
155#define MIB_HEADER_SIZE 4 /* first four fields */
156
157struct get_set_mib {
8830cb67
JD
158 u8 type;
159 u8 size;
160 u8 index;
161 u8 reserved;
162 u8 data[MIB_MAX_DATA_BYTES];
1da177e4
LT
163};
164
165struct rx_desc {
8830cb67
JD
166 u32 Next;
167 u16 MsduPos;
168 u16 MsduSize;
169
170 u8 State;
171 u8 Status;
172 u8 Rate;
173 u8 Rssi;
174 u8 LinkQuality;
175 u8 PreambleType;
176 u16 Duration;
177 u32 RxTime;
1da177e4
LT
178};
179
180#define RX_DESC_FLAG_VALID 0x80
181#define RX_DESC_FLAG_CONSUMED 0x40
182#define RX_DESC_FLAG_IDLE 0x00
183
184#define RX_STATUS_SUCCESS 0x00
185
186#define RX_DESC_MSDU_POS_OFFSET 4
187#define RX_DESC_MSDU_SIZE_OFFSET 6
188#define RX_DESC_FLAGS_OFFSET 8
189#define RX_DESC_STATUS_OFFSET 9
190#define RX_DESC_RSSI_OFFSET 11
191#define RX_DESC_LINK_QUALITY_OFFSET 12
192#define RX_DESC_PREAMBLE_TYPE_OFFSET 13
193#define RX_DESC_DURATION_OFFSET 14
194#define RX_DESC_RX_TIME_OFFSET 16
195
1da177e4
LT
196struct tx_desc {
197 u32 NextDescriptor;
198 u16 TxStartOfFrame;
199 u16 TxLength;
4d791aad 200
1da177e4
LT
201 u8 TxState;
202 u8 TxStatus;
203 u8 RetryCount;
4d791aad 204
1da177e4
LT
205 u8 TxRate;
206
207 u8 KeyIndex;
208 u8 ChiperType;
209 u8 ChipreLength;
8830cb67 210 u8 Reserved1;
1da177e4
LT
211
212 u8 Reserved;
213 u8 PacketType;
214 u16 HostTxLength;
1da177e4
LT
215};
216
1da177e4
LT
217#define TX_DESC_NEXT_OFFSET 0
218#define TX_DESC_POS_OFFSET 4
219#define TX_DESC_SIZE_OFFSET 6
220#define TX_DESC_FLAGS_OFFSET 8
221#define TX_DESC_STATUS_OFFSET 9
222#define TX_DESC_RETRY_OFFSET 10
223#define TX_DESC_RATE_OFFSET 11
224#define TX_DESC_KEY_INDEX_OFFSET 12
225#define TX_DESC_CIPHER_TYPE_OFFSET 13
226#define TX_DESC_CIPHER_LENGTH_OFFSET 14
227#define TX_DESC_PACKET_TYPE_OFFSET 17
228#define TX_DESC_HOST_LENGTH_OFFSET 18
229
8830cb67
JD
230/*
231 * Host-MAC interface
232 */
1da177e4
LT
233
234#define TX_STATUS_SUCCESS 0x00
235
236#define TX_FIRM_OWN 0x80
237#define TX_DONE 0x40
238
1da177e4
LT
239#define TX_ERROR 0x01
240
241#define TX_PACKET_TYPE_DATA 0x01
242#define TX_PACKET_TYPE_MGMT 0x02
243
8830cb67
JD
244#define ISR_EMPTY 0x00 /* no bits set in ISR */
245#define ISR_TxCOMPLETE 0x01 /* packet transmitted */
246#define ISR_RxCOMPLETE 0x02 /* packet received */
247#define ISR_RxFRAMELOST 0x04 /* Rx Frame lost */
248#define ISR_FATAL_ERROR 0x08 /* Fatal error */
249#define ISR_COMMAND_COMPLETE 0x10 /* command completed */
250#define ISR_OUT_OF_RANGE 0x20 /* command completed */
251#define ISR_IBSS_MERGE 0x40 /* (4.1.2.30): IBSS merge */
4d791aad 252#define ISR_GENERIC_IRQ 0x80
1da177e4
LT
253
254#define Local_Mib_Type 0x01
255#define Mac_Address_Mib_Type 0x02
256#define Mac_Mib_Type 0x03
257#define Statistics_Mib_Type 0x04
258#define Mac_Mgmt_Mib_Type 0x05
259#define Mac_Wep_Mib_Type 0x06
260#define Phy_Mib_Type 0x07
261#define Multi_Domain_MIB 0x08
262
263#define MAC_MGMT_MIB_CUR_BSSID_POS 14
264#define MAC_MIB_FRAG_THRESHOLD_POS 8
265#define MAC_MIB_RTS_THRESHOLD_POS 10
266#define MAC_MIB_SHORT_RETRY_POS 16
267#define MAC_MIB_LONG_RETRY_POS 17
268#define MAC_MIB_SHORT_RETRY_LIMIT_POS 16
269#define MAC_MGMT_MIB_BEACON_PER_POS 0
270#define MAC_MGMT_MIB_STATION_ID_POS 6
271#define MAC_MGMT_MIB_CUR_PRIVACY_POS 11
272#define MAC_MGMT_MIB_CUR_BSSID_POS 14
273#define MAC_MGMT_MIB_PS_MODE_POS 53
274#define MAC_MGMT_MIB_LISTEN_INTERVAL_POS 54
275#define MAC_MGMT_MIB_MULTI_DOMAIN_IMPLEMENTED 56
276#define MAC_MGMT_MIB_MULTI_DOMAIN_ENABLED 57
277#define PHY_MIB_CHANNEL_POS 14
278#define PHY_MIB_RATE_SET_POS 20
279#define PHY_MIB_REG_DOMAIN_POS 26
280#define LOCAL_MIB_AUTO_TX_RATE_POS 3
281#define LOCAL_MIB_SSID_SIZE 5
282#define LOCAL_MIB_TX_PROMISCUOUS_POS 6
283#define LOCAL_MIB_TX_MGMT_RATE_POS 7
284#define LOCAL_MIB_TX_CONTROL_RATE_POS 8
285#define LOCAL_MIB_PREAMBLE_TYPE 9
286#define MAC_ADDR_MIB_MAC_ADDR_POS 0
287
1da177e4
LT
288#define CMD_Set_MIB_Vars 0x01
289#define CMD_Get_MIB_Vars 0x02
290#define CMD_Scan 0x03
291#define CMD_Join 0x04
292#define CMD_Start 0x05
293#define CMD_EnableRadio 0x06
294#define CMD_DisableRadio 0x07
295#define CMD_SiteSurvey 0x0B
296
297#define CMD_STATUS_IDLE 0x00
298#define CMD_STATUS_COMPLETE 0x01
299#define CMD_STATUS_UNKNOWN 0x02
300#define CMD_STATUS_INVALID_PARAMETER 0x03
301#define CMD_STATUS_FUNCTION_NOT_SUPPORTED 0x04
302#define CMD_STATUS_TIME_OUT 0x07
303#define CMD_STATUS_IN_PROGRESS 0x08
304#define CMD_STATUS_REJECTED_RADIO_OFF 0x09
305#define CMD_STATUS_HOST_ERROR 0xFF
306#define CMD_STATUS_BUSY 0xFE
307
1da177e4
LT
308#define CMD_BLOCK_COMMAND_OFFSET 0
309#define CMD_BLOCK_STATUS_OFFSET 1
310#define CMD_BLOCK_PARAMETERS_OFFSET 4
311
312#define SCAN_OPTIONS_SITE_SURVEY 0x80
313
314#define MGMT_FRAME_BODY_OFFSET 24
315#define MAX_AUTHENTICATION_RETRIES 3
4d791aad 316#define MAX_ASSOCIATION_RETRIES 3
1da177e4
LT
317
318#define AUTHENTICATION_RESPONSE_TIME_OUT 1000
319
320#define MAX_WIRELESS_BODY 2316 /* mtu is 2312, CRC is 4 */
321#define LOOP_RETRY_LIMIT 500000
322
4d791aad
CP
323#define ACTIVE_MODE 1
324#define PS_MODE 2
1da177e4
LT
325
326#define MAX_ENCRYPTION_KEYS 4
327#define MAX_ENCRYPTION_KEY_SIZE 40
328
8830cb67
JD
329/*
330 * 802.11 related definitions
331 */
1da177e4 332
8830cb67
JD
333/*
334 * Regulatory Domains
335 */
1da177e4 336
8830cb67
JD
337#define REG_DOMAIN_FCC 0x10 /* Channels 1-11 USA */
338#define REG_DOMAIN_DOC 0x20 /* Channel 1-11 Canada */
339#define REG_DOMAIN_ETSI 0x30 /* Channel 1-13 Europe (ex Spain/France) */
340#define REG_DOMAIN_SPAIN 0x31 /* Channel 10-11 Spain */
341#define REG_DOMAIN_FRANCE 0x32 /* Channel 10-13 France */
342#define REG_DOMAIN_MKK 0x40 /* Channel 14 Japan */
343#define REG_DOMAIN_MKK1 0x41 /* Channel 1-14 Japan(MKK1) */
344#define REG_DOMAIN_ISRAEL 0x50 /* Channel 3-9 ISRAEL */
1da177e4 345
4d791aad 346#define BSS_TYPE_AD_HOC 1
1da177e4
LT
347#define BSS_TYPE_INFRASTRUCTURE 2
348
349#define SCAN_TYPE_ACTIVE 0
350#define SCAN_TYPE_PASSIVE 1
351
352#define LONG_PREAMBLE 0
353#define SHORT_PREAMBLE 1
354#define AUTO_PREAMBLE 2
355
356#define DATA_FRAME_WS_HEADER_SIZE 30
357
4d791aad 358/* promiscuous mode control */
1da177e4
LT
359#define PROM_MODE_OFF 0x0
360#define PROM_MODE_UNKNOWN 0x1
361#define PROM_MODE_CRC_FAILED 0x2
362#define PROM_MODE_DUPLICATED 0x4
363#define PROM_MODE_MGMT 0x8
364#define PROM_MODE_CTRL 0x10
365#define PROM_MODE_BAD_PROTOCOL 0x20
366
4d791aad 367#define IFACE_INT_STATUS_OFFSET 0
1da177e4
LT
368#define IFACE_INT_MASK_OFFSET 1
369#define IFACE_LOCKOUT_HOST_OFFSET 2
370#define IFACE_LOCKOUT_MAC_OFFSET 3
371#define IFACE_FUNC_CTRL_OFFSET 28
372#define IFACE_MAC_STAT_OFFSET 30
373#define IFACE_GENERIC_INT_TYPE_OFFSET 32
374
4d791aad 375#define CIPHER_SUITE_NONE 0
1da177e4
LT
376#define CIPHER_SUITE_WEP_64 1
377#define CIPHER_SUITE_TKIP 2
378#define CIPHER_SUITE_AES 3
379#define CIPHER_SUITE_CCX 4
380#define CIPHER_SUITE_WEP_128 5
381
8830cb67
JD
382/*
383 * IFACE MACROS & definitions
384 */
1da177e4 385
8830cb67
JD
386/*
387 * FuncCtrl field:
388 */
1da177e4
LT
389#define FUNC_CTRL_TxENABLE 0x10
390#define FUNC_CTRL_RxENABLE 0x20
4d791aad 391#define FUNC_CTRL_INIT_COMPLETE 0x01
1da177e4
LT
392
393/* A stub firmware image which reads the MAC address from NVRAM on the card.
394 For copyright information and source see the end of this file. */
395static u8 mac_reader[] = {
8830cb67
JD
396 0x06, 0x00, 0x00, 0xea, 0x04, 0x00, 0x00, 0xea, 0x03, 0x00, 0x00, 0xea, 0x02, 0x00, 0x00, 0xea,
397 0x01, 0x00, 0x00, 0xea, 0x00, 0x00, 0x00, 0xea, 0xff, 0xff, 0xff, 0xea, 0xfe, 0xff, 0xff, 0xea,
398 0xd3, 0x00, 0xa0, 0xe3, 0x00, 0xf0, 0x21, 0xe1, 0x0e, 0x04, 0xa0, 0xe3, 0x00, 0x10, 0xa0, 0xe3,
399 0x81, 0x11, 0xa0, 0xe1, 0x00, 0x10, 0x81, 0xe3, 0x00, 0x10, 0x80, 0xe5, 0x1c, 0x10, 0x90, 0xe5,
400 0x10, 0x10, 0xc1, 0xe3, 0x1c, 0x10, 0x80, 0xe5, 0x01, 0x10, 0xa0, 0xe3, 0x08, 0x10, 0x80, 0xe5,
401 0x02, 0x03, 0xa0, 0xe3, 0x00, 0x10, 0xa0, 0xe3, 0xb0, 0x10, 0xc0, 0xe1, 0xb4, 0x10, 0xc0, 0xe1,
402 0xb8, 0x10, 0xc0, 0xe1, 0xbc, 0x10, 0xc0, 0xe1, 0x56, 0xdc, 0xa0, 0xe3, 0x21, 0x00, 0x00, 0xeb,
403 0x0a, 0x00, 0xa0, 0xe3, 0x1a, 0x00, 0x00, 0xeb, 0x10, 0x00, 0x00, 0xeb, 0x07, 0x00, 0x00, 0xeb,
404 0x02, 0x03, 0xa0, 0xe3, 0x02, 0x14, 0xa0, 0xe3, 0xb4, 0x10, 0xc0, 0xe1, 0x4c, 0x10, 0x9f, 0xe5,
405 0xbc, 0x10, 0xc0, 0xe1, 0x10, 0x10, 0xa0, 0xe3, 0xb8, 0x10, 0xc0, 0xe1, 0xfe, 0xff, 0xff, 0xea,
406 0x00, 0x40, 0x2d, 0xe9, 0x00, 0x20, 0xa0, 0xe3, 0x02, 0x3c, 0xa0, 0xe3, 0x00, 0x10, 0xa0, 0xe3,
407 0x28, 0x00, 0x9f, 0xe5, 0x37, 0x00, 0x00, 0xeb, 0x00, 0x40, 0xbd, 0xe8, 0x1e, 0xff, 0x2f, 0xe1,
408 0x00, 0x40, 0x2d, 0xe9, 0x12, 0x2e, 0xa0, 0xe3, 0x06, 0x30, 0xa0, 0xe3, 0x00, 0x10, 0xa0, 0xe3,
409 0x02, 0x04, 0xa0, 0xe3, 0x2f, 0x00, 0x00, 0xeb, 0x00, 0x40, 0xbd, 0xe8, 0x1e, 0xff, 0x2f, 0xe1,
410 0x00, 0x02, 0x00, 0x02, 0x80, 0x01, 0x90, 0xe0, 0x01, 0x00, 0x00, 0x0a, 0x01, 0x00, 0x50, 0xe2,
411 0xfc, 0xff, 0xff, 0xea, 0x1e, 0xff, 0x2f, 0xe1, 0x80, 0x10, 0xa0, 0xe3, 0xf3, 0x06, 0xa0, 0xe3,
412 0x00, 0x10, 0x80, 0xe5, 0x00, 0x10, 0xa0, 0xe3, 0x00, 0x10, 0x80, 0xe5, 0x01, 0x10, 0xa0, 0xe3,
413 0x04, 0x10, 0x80, 0xe5, 0x00, 0x10, 0x80, 0xe5, 0x0e, 0x34, 0xa0, 0xe3, 0x1c, 0x10, 0x93, 0xe5,
414 0x02, 0x1a, 0x81, 0xe3, 0x1c, 0x10, 0x83, 0xe5, 0x58, 0x11, 0x9f, 0xe5, 0x30, 0x10, 0x80, 0xe5,
415 0x54, 0x11, 0x9f, 0xe5, 0x34, 0x10, 0x80, 0xe5, 0x38, 0x10, 0x80, 0xe5, 0x3c, 0x10, 0x80, 0xe5,
416 0x10, 0x10, 0x90, 0xe5, 0x08, 0x00, 0x90, 0xe5, 0x1e, 0xff, 0x2f, 0xe1, 0xf3, 0x16, 0xa0, 0xe3,
417 0x08, 0x00, 0x91, 0xe5, 0x05, 0x00, 0xa0, 0xe3, 0x0c, 0x00, 0x81, 0xe5, 0x10, 0x00, 0x91, 0xe5,
418 0x02, 0x00, 0x10, 0xe3, 0xfc, 0xff, 0xff, 0x0a, 0xff, 0x00, 0xa0, 0xe3, 0x0c, 0x00, 0x81, 0xe5,
419 0x10, 0x00, 0x91, 0xe5, 0x02, 0x00, 0x10, 0xe3, 0xfc, 0xff, 0xff, 0x0a, 0x08, 0x00, 0x91, 0xe5,
420 0x10, 0x00, 0x91, 0xe5, 0x01, 0x00, 0x10, 0xe3, 0xfc, 0xff, 0xff, 0x0a, 0x08, 0x00, 0x91, 0xe5,
421 0xff, 0x00, 0x00, 0xe2, 0x1e, 0xff, 0x2f, 0xe1, 0x30, 0x40, 0x2d, 0xe9, 0x00, 0x50, 0xa0, 0xe1,
422 0x03, 0x40, 0xa0, 0xe1, 0xa2, 0x02, 0xa0, 0xe1, 0x08, 0x00, 0x00, 0xe2, 0x03, 0x00, 0x80, 0xe2,
423 0xd8, 0x10, 0x9f, 0xe5, 0x00, 0x00, 0xc1, 0xe5, 0x01, 0x20, 0xc1, 0xe5, 0xe2, 0xff, 0xff, 0xeb,
424 0x01, 0x00, 0x10, 0xe3, 0xfc, 0xff, 0xff, 0x1a, 0x14, 0x00, 0xa0, 0xe3, 0xc4, 0xff, 0xff, 0xeb,
425 0x04, 0x20, 0xa0, 0xe1, 0x05, 0x10, 0xa0, 0xe1, 0x02, 0x00, 0xa0, 0xe3, 0x01, 0x00, 0x00, 0xeb,
426 0x30, 0x40, 0xbd, 0xe8, 0x1e, 0xff, 0x2f, 0xe1, 0x70, 0x40, 0x2d, 0xe9, 0xf3, 0x46, 0xa0, 0xe3,
427 0x00, 0x30, 0xa0, 0xe3, 0x00, 0x00, 0x50, 0xe3, 0x08, 0x00, 0x00, 0x9a, 0x8c, 0x50, 0x9f, 0xe5,
428 0x03, 0x60, 0xd5, 0xe7, 0x0c, 0x60, 0x84, 0xe5, 0x10, 0x60, 0x94, 0xe5, 0x02, 0x00, 0x16, 0xe3,
429 0xfc, 0xff, 0xff, 0x0a, 0x01, 0x30, 0x83, 0xe2, 0x00, 0x00, 0x53, 0xe1, 0xf7, 0xff, 0xff, 0x3a,
430 0xff, 0x30, 0xa0, 0xe3, 0x0c, 0x30, 0x84, 0xe5, 0x08, 0x00, 0x94, 0xe5, 0x10, 0x00, 0x94, 0xe5,
431 0x01, 0x00, 0x10, 0xe3, 0xfc, 0xff, 0xff, 0x0a, 0x08, 0x00, 0x94, 0xe5, 0x00, 0x00, 0xa0, 0xe3,
432 0x00, 0x00, 0x52, 0xe3, 0x0b, 0x00, 0x00, 0x9a, 0x10, 0x50, 0x94, 0xe5, 0x02, 0x00, 0x15, 0xe3,
433 0xfc, 0xff, 0xff, 0x0a, 0x0c, 0x30, 0x84, 0xe5, 0x10, 0x50, 0x94, 0xe5, 0x01, 0x00, 0x15, 0xe3,
434 0xfc, 0xff, 0xff, 0x0a, 0x08, 0x50, 0x94, 0xe5, 0x01, 0x50, 0xc1, 0xe4, 0x01, 0x00, 0x80, 0xe2,
435 0x02, 0x00, 0x50, 0xe1, 0xf3, 0xff, 0xff, 0x3a, 0xc8, 0x00, 0xa0, 0xe3, 0x98, 0xff, 0xff, 0xeb,
436 0x70, 0x40, 0xbd, 0xe8, 0x1e, 0xff, 0x2f, 0xe1, 0x01, 0x0c, 0x00, 0x02, 0x01, 0x02, 0x00, 0x02,
437 0x00, 0x01, 0x00, 0x02
1da177e4
LT
438};
439
440struct atmel_private {
25985edc 441 void *card; /* Bus dependent structure varies for PCcard */
1da177e4
LT
442 int (*present_callback)(void *); /* And callback which uses it */
443 char firmware_id[32];
444 AtmelFWType firmware_type;
445 u8 *firmware;
446 int firmware_length;
447 struct timer_list management_timer;
448 struct net_device *dev;
449 struct device *sys_dev;
450 struct iw_statistics wstats;
8830cb67 451 spinlock_t irqlock, timerlock; /* spinlocks */
1da177e4 452 enum { BUS_TYPE_PCCARD, BUS_TYPE_PCI } bus_type;
4d791aad
CP
453 enum {
454 CARD_TYPE_PARALLEL_FLASH,
1da177e4 455 CARD_TYPE_SPI_FLASH,
4d791aad 456 CARD_TYPE_EEPROM
1da177e4
LT
457 } card_type;
458 int do_rx_crc; /* If we need to CRC incoming packets */
459 int probe_crc; /* set if we don't yet know */
460 int crc_ok_cnt, crc_ko_cnt; /* counters for probing */
461 u16 rx_desc_head;
462 u16 tx_desc_free, tx_desc_head, tx_desc_tail, tx_desc_previous;
463 u16 tx_free_mem, tx_buff_head, tx_buff_tail;
4d791aad 464
1da177e4 465 u16 frag_seq, frag_len, frag_no;
4d791aad
CP
466 u8 frag_source[6];
467
1da177e4
LT
468 u8 wep_is_on, default_key, exclude_unencrypted, encryption_level;
469 u8 group_cipher_suite, pairwise_cipher_suite;
470 u8 wep_keys[MAX_ENCRYPTION_KEYS][MAX_ENCRYPTION_KEY_SIZE];
4d791aad 471 int wep_key_len[MAX_ENCRYPTION_KEYS];
1da177e4
LT
472 int use_wpa, radio_on_broken; /* firmware dependent stuff. */
473
474 u16 host_info_base;
4d791aad 475 struct host_info_struct {
1da177e4
LT
476 /* NB this is matched to the hardware, don't change. */
477 u8 volatile int_status;
478 u8 volatile int_mask;
479 u8 volatile lockout_host;
480 u8 volatile lockout_mac;
481
482 u16 tx_buff_pos;
483 u16 tx_buff_size;
484 u16 tx_desc_pos;
485 u16 tx_desc_count;
486
487 u16 rx_buff_pos;
488 u16 rx_buff_size;
489 u16 rx_desc_pos;
490 u16 rx_desc_count;
4d791aad 491
1da177e4 492 u16 build_version;
4d791aad
CP
493 u16 command_pos;
494
1da177e4
LT
495 u16 major_version;
496 u16 minor_version;
4d791aad 497
1da177e4
LT
498 u16 func_ctrl;
499 u16 mac_status;
500 u16 generic_IRQ_type;
501 u8 reserved[2];
502 } host_info;
503
4d791aad 504 enum {
1da177e4
LT
505 STATION_STATE_SCANNING,
506 STATION_STATE_JOINNING,
507 STATION_STATE_AUTHENTICATING,
508 STATION_STATE_ASSOCIATING,
509 STATION_STATE_READY,
510 STATION_STATE_REASSOCIATING,
511 STATION_STATE_DOWN,
512 STATION_STATE_MGMT_ERROR
513 } station_state;
4d791aad 514
1da177e4
LT
515 int operating_mode, power_mode;
516 time_t last_qual;
517 int beacons_this_sec;
518 int channel;
519 int reg_domain, config_reg_domain;
520 int tx_rate;
521 int auto_tx_rate;
522 int rts_threshold;
523 int frag_threshold;
524 int long_retry, short_retry;
525 int preamble;
526 int default_beacon_period, beacon_period, listen_interval;
4d791aad 527 int CurrentAuthentTransactionSeqNum, ExpectedAuthentTransactionSeqNum;
1da177e4
LT
528 int AuthenticationRequestRetryCnt, AssociationRequestRetryCnt, ReAssociationRequestRetryCnt;
529 enum {
530 SITE_SURVEY_IDLE,
531 SITE_SURVEY_IN_PROGRESS,
4d791aad 532 SITE_SURVEY_COMPLETED
1da177e4 533 } site_survey_state;
6e33e30d 534 unsigned long last_survey;
1da177e4
LT
535
536 int station_was_associated, station_is_associated;
537 int fast_scan;
4d791aad 538
1da177e4
LT
539 struct bss_info {
540 int channel;
541 int SSIDsize;
542 int RSSI;
543 int UsingWEP;
544 int preamble;
545 int beacon_period;
546 int BSStype;
547 u8 BSSID[6];
548 u8 SSID[MAX_SSID_LENGTH];
549 } BSSinfo[MAX_BSS_ENTRIES];
550 int BSS_list_entries, current_BSS;
4d791aad 551 int connect_to_any_BSS;
1da177e4
LT
552 int SSID_size, new_SSID_size;
553 u8 CurrentBSSID[6], BSSID[6];
554 u8 SSID[MAX_SSID_LENGTH], new_SSID[MAX_SSID_LENGTH];
555 u64 last_beacon_timestamp;
556 u8 rx_buf[MAX_WIRELESS_BODY];
1da177e4
LT
557};
558
8830cb67 559static u8 atmel_basic_rates[4] = {0x82, 0x84, 0x0b, 0x16};
1da177e4
LT
560
561static const struct {
562 int reg_domain;
563 int min, max;
4d791aad 564 char *name;
1da177e4
LT
565} channel_table[] = { { REG_DOMAIN_FCC, 1, 11, "USA" },
566 { REG_DOMAIN_DOC, 1, 11, "Canada" },
567 { REG_DOMAIN_ETSI, 1, 13, "Europe" },
568 { REG_DOMAIN_SPAIN, 10, 11, "Spain" },
4d791aad 569 { REG_DOMAIN_FRANCE, 10, 13, "France" },
1da177e4
LT
570 { REG_DOMAIN_MKK, 14, 14, "MKK" },
571 { REG_DOMAIN_MKK1, 1, 14, "MKK1" },
572 { REG_DOMAIN_ISRAEL, 3, 9, "Israel"} };
573
574static void build_wpa_mib(struct atmel_private *priv);
575static int atmel_ioctl(struct net_device *dev, struct ifreq *rq, int cmd);
4d791aad 576static void atmel_copy_to_card(struct net_device *dev, u16 dest,
2f26e8af 577 const unsigned char *src, u16 len);
4d791aad
CP
578static void atmel_copy_to_host(struct net_device *dev, unsigned char *dest,
579 u16 src, u16 len);
1da177e4
LT
580static void atmel_set_gcr(struct net_device *dev, u16 mask);
581static void atmel_clear_gcr(struct net_device *dev, u16 mask);
582static int atmel_lock_mac(struct atmel_private *priv);
583static void atmel_wmem32(struct atmel_private *priv, u16 pos, u32 data);
584static void atmel_command_irq(struct atmel_private *priv);
585static int atmel_validate_channel(struct atmel_private *priv, int channel);
4d791aad 586static void atmel_management_frame(struct atmel_private *priv,
2c706002 587 struct ieee80211_hdr *header,
1da177e4
LT
588 u16 frame_len, u8 rssi);
589static void atmel_management_timer(u_long a);
4d791aad
CP
590static void atmel_send_command(struct atmel_private *priv, int command,
591 void *cmd, int cmd_size);
592static int atmel_send_command_wait(struct atmel_private *priv, int command,
593 void *cmd, int cmd_size);
594static void atmel_transmit_management_frame(struct atmel_private *priv,
2c706002 595 struct ieee80211_hdr *header,
1da177e4
LT
596 u8 *body, int body_len);
597
598static u8 atmel_get_mib8(struct atmel_private *priv, u8 type, u8 index);
4d791aad
CP
599static void atmel_set_mib8(struct atmel_private *priv, u8 type, u8 index,
600 u8 data);
601static void atmel_set_mib16(struct atmel_private *priv, u8 type, u8 index,
602 u16 data);
603static void atmel_set_mib(struct atmel_private *priv, u8 type, u8 index,
604 u8 *data, int data_len);
605static void atmel_get_mib(struct atmel_private *priv, u8 type, u8 index,
606 u8 *data, int data_len);
1da177e4
LT
607static void atmel_scan(struct atmel_private *priv, int specific_ssid);
608static void atmel_join_bss(struct atmel_private *priv, int bss_index);
609static void atmel_smooth_qual(struct atmel_private *priv);
610static void atmel_writeAR(struct net_device *dev, u16 data);
611static int probe_atmel_card(struct net_device *dev);
5c877fe5 612static int reset_atmel_card(struct net_device *dev);
1da177e4
LT
613static void atmel_enter_state(struct atmel_private *priv, int new_state);
614int atmel_open (struct net_device *dev);
615
616static inline u16 atmel_hi(struct atmel_private *priv, u16 offset)
617{
618 return priv->host_info_base + offset;
619}
620
621static inline u16 atmel_co(struct atmel_private *priv, u16 offset)
622{
623 return priv->host_info.command_pos + offset;
624}
625
4d791aad 626static inline u16 atmel_rx(struct atmel_private *priv, u16 offset, u16 desc)
1da177e4
LT
627{
628 return priv->host_info.rx_desc_pos + (sizeof(struct rx_desc) * desc) + offset;
629}
630
4d791aad 631static inline u16 atmel_tx(struct atmel_private *priv, u16 offset, u16 desc)
1da177e4
LT
632{
633 return priv->host_info.tx_desc_pos + (sizeof(struct tx_desc) * desc) + offset;
634}
635
636static inline u8 atmel_read8(struct net_device *dev, u16 offset)
637{
638 return inb(dev->base_addr + offset);
639}
640
641static inline void atmel_write8(struct net_device *dev, u16 offset, u8 data)
642{
643 outb(data, dev->base_addr + offset);
644}
645
646static inline u16 atmel_read16(struct net_device *dev, u16 offset)
647{
648 return inw(dev->base_addr + offset);
649}
650
651static inline void atmel_write16(struct net_device *dev, u16 offset, u16 data)
652{
653 outw(data, dev->base_addr + offset);
654}
655
656static inline u8 atmel_rmem8(struct atmel_private *priv, u16 pos)
657{
4d791aad 658 atmel_writeAR(priv->dev, pos);
1da177e4
LT
659 return atmel_read8(priv->dev, DR);
660}
661
662static inline void atmel_wmem8(struct atmel_private *priv, u16 pos, u16 data)
663{
4d791aad 664 atmel_writeAR(priv->dev, pos);
1da177e4
LT
665 atmel_write8(priv->dev, DR, data);
666}
667
668static inline u16 atmel_rmem16(struct atmel_private *priv, u16 pos)
669{
4d791aad 670 atmel_writeAR(priv->dev, pos);
1da177e4
LT
671 return atmel_read16(priv->dev, DR);
672}
673
674static inline void atmel_wmem16(struct atmel_private *priv, u16 pos, u16 data)
675{
4d791aad 676 atmel_writeAR(priv->dev, pos);
1da177e4
LT
677 atmel_write16(priv->dev, DR, data);
678}
679
680static const struct iw_handler_def atmel_handler_def;
681
682static void tx_done_irq(struct atmel_private *priv)
683{
684 int i;
685
4d791aad 686 for (i = 0;
1da177e4
LT
687 atmel_rmem8(priv, atmel_tx(priv, TX_DESC_FLAGS_OFFSET, priv->tx_desc_head)) == TX_DONE &&
688 i < priv->host_info.tx_desc_count;
689 i++) {
1da177e4
LT
690 u8 status = atmel_rmem8(priv, atmel_tx(priv, TX_DESC_STATUS_OFFSET, priv->tx_desc_head));
691 u16 msdu_size = atmel_rmem16(priv, atmel_tx(priv, TX_DESC_SIZE_OFFSET, priv->tx_desc_head));
692 u8 type = atmel_rmem8(priv, atmel_tx(priv, TX_DESC_PACKET_TYPE_OFFSET, priv->tx_desc_head));
693
694 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_FLAGS_OFFSET, priv->tx_desc_head), 0);
695
696 priv->tx_free_mem += msdu_size;
697 priv->tx_desc_free++;
698
699 if (priv->tx_buff_head + msdu_size > (priv->host_info.tx_buff_pos + priv->host_info.tx_buff_size))
700 priv->tx_buff_head = 0;
701 else
702 priv->tx_buff_head += msdu_size;
4d791aad 703
1da177e4 704 if (priv->tx_desc_head < (priv->host_info.tx_desc_count - 1))
4d791aad 705 priv->tx_desc_head++ ;
1da177e4
LT
706 else
707 priv->tx_desc_head = 0;
4d791aad 708
1da177e4
LT
709 if (type == TX_PACKET_TYPE_DATA) {
710 if (status == TX_STATUS_SUCCESS)
736bc924 711 priv->dev->stats.tx_packets++;
4d791aad 712 else
736bc924 713 priv->dev->stats.tx_errors++;
1da177e4
LT
714 netif_wake_queue(priv->dev);
715 }
716 }
717}
718
719static u16 find_tx_buff(struct atmel_private *priv, u16 len)
720{
721 u16 bottom_free = priv->host_info.tx_buff_size - priv->tx_buff_tail;
722
4d791aad 723 if (priv->tx_desc_free == 3 || priv->tx_free_mem < len)
1da177e4 724 return 0;
4d791aad 725
1da177e4
LT
726 if (bottom_free >= len)
727 return priv->host_info.tx_buff_pos + priv->tx_buff_tail;
4d791aad 728
1da177e4
LT
729 if (priv->tx_free_mem - bottom_free >= len) {
730 priv->tx_buff_tail = 0;
731 return priv->host_info.tx_buff_pos;
732 }
4d791aad 733
1da177e4
LT
734 return 0;
735}
736
4d791aad
CP
737static void tx_update_descriptor(struct atmel_private *priv, int is_bcast,
738 u16 len, u16 buff, u8 type)
1da177e4
LT
739{
740 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_POS_OFFSET, priv->tx_desc_tail), buff);
741 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_SIZE_OFFSET, priv->tx_desc_tail), len);
742 if (!priv->use_wpa)
743 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_HOST_LENGTH_OFFSET, priv->tx_desc_tail), len);
744 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_PACKET_TYPE_OFFSET, priv->tx_desc_tail), type);
745 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_RATE_OFFSET, priv->tx_desc_tail), priv->tx_rate);
746 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_RETRY_OFFSET, priv->tx_desc_tail), 0);
747 if (priv->use_wpa) {
748 int cipher_type, cipher_length;
749 if (is_bcast) {
750 cipher_type = priv->group_cipher_suite;
4d791aad
CP
751 if (cipher_type == CIPHER_SUITE_WEP_64 ||
752 cipher_type == CIPHER_SUITE_WEP_128)
1da177e4
LT
753 cipher_length = 8;
754 else if (cipher_type == CIPHER_SUITE_TKIP)
755 cipher_length = 12;
756 else if (priv->pairwise_cipher_suite == CIPHER_SUITE_WEP_64 ||
757 priv->pairwise_cipher_suite == CIPHER_SUITE_WEP_128) {
758 cipher_type = priv->pairwise_cipher_suite;
759 cipher_length = 8;
760 } else {
761 cipher_type = CIPHER_SUITE_NONE;
762 cipher_length = 0;
763 }
764 } else {
765 cipher_type = priv->pairwise_cipher_suite;
4d791aad
CP
766 if (cipher_type == CIPHER_SUITE_WEP_64 ||
767 cipher_type == CIPHER_SUITE_WEP_128)
1da177e4
LT
768 cipher_length = 8;
769 else if (cipher_type == CIPHER_SUITE_TKIP)
770 cipher_length = 12;
771 else if (priv->group_cipher_suite == CIPHER_SUITE_WEP_64 ||
772 priv->group_cipher_suite == CIPHER_SUITE_WEP_128) {
773 cipher_type = priv->group_cipher_suite;
774 cipher_length = 8;
775 } else {
776 cipher_type = CIPHER_SUITE_NONE;
777 cipher_length = 0;
778 }
779 }
4d791aad 780
1da177e4 781 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_CIPHER_TYPE_OFFSET, priv->tx_desc_tail),
4d791aad 782 cipher_type);
1da177e4
LT
783 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_CIPHER_LENGTH_OFFSET, priv->tx_desc_tail),
784 cipher_length);
785 }
786 atmel_wmem32(priv, atmel_tx(priv, TX_DESC_NEXT_OFFSET, priv->tx_desc_tail), 0x80000000L);
787 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_FLAGS_OFFSET, priv->tx_desc_tail), TX_FIRM_OWN);
788 if (priv->tx_desc_previous != priv->tx_desc_tail)
789 atmel_wmem32(priv, atmel_tx(priv, TX_DESC_NEXT_OFFSET, priv->tx_desc_previous), 0);
790 priv->tx_desc_previous = priv->tx_desc_tail;
4d791aad 791 if (priv->tx_desc_tail < (priv->host_info.tx_desc_count - 1))
1da177e4
LT
792 priv->tx_desc_tail++;
793 else
794 priv->tx_desc_tail = 0;
795 priv->tx_desc_free--;
796 priv->tx_free_mem -= len;
1da177e4
LT
797}
798
d0cf9c0d 799static netdev_tx_t start_tx(struct sk_buff *skb, struct net_device *dev)
1da177e4 800{
00a5ebf8 801 static const u8 SNAP_RFC1024[6] = { 0xaa, 0xaa, 0x03, 0x00, 0x00, 0x00 };
1da177e4 802 struct atmel_private *priv = netdev_priv(dev);
2c706002 803 struct ieee80211_hdr header;
1da177e4
LT
804 unsigned long flags;
805 u16 buff, frame_ctl, len = (ETH_ZLEN < skb->len) ? skb->len : ETH_ZLEN;
4d791aad
CP
806
807 if (priv->card && priv->present_callback &&
1da177e4 808 !(*priv->present_callback)(priv->card)) {
736bc924 809 dev->stats.tx_errors++;
1da177e4 810 dev_kfree_skb(skb);
6ed10654 811 return NETDEV_TX_OK;
1da177e4 812 }
4d791aad 813
1da177e4 814 if (priv->station_state != STATION_STATE_READY) {
736bc924 815 dev->stats.tx_errors++;
1da177e4 816 dev_kfree_skb(skb);
6ed10654 817 return NETDEV_TX_OK;
1da177e4 818 }
4d791aad 819
1da177e4 820 /* first ensure the timer func cannot run */
4d791aad 821 spin_lock_bh(&priv->timerlock);
1da177e4 822 /* then stop the hardware ISR */
4d791aad 823 spin_lock_irqsave(&priv->irqlock, flags);
1da177e4 824 /* nb doing the above in the opposite order will deadlock */
4d791aad 825
1da177e4 826 /* The Wireless Header is 30 bytes. In the Ethernet packet we "cut" the
4d791aad
CP
827 12 first bytes (containing DA/SA) and put them in the appropriate
828 fields of the Wireless Header. Thus the packet length is then the
829 initial + 18 (+30-12) */
830
1da177e4 831 if (!(buff = find_tx_buff(priv, len + 18))) {
736bc924 832 dev->stats.tx_dropped++;
1da177e4
LT
833 spin_unlock_irqrestore(&priv->irqlock, flags);
834 spin_unlock_bh(&priv->timerlock);
835 netif_stop_queue(dev);
5b548140 836 return NETDEV_TX_BUSY;
1da177e4 837 }
4d791aad 838
b453872c 839 frame_ctl = IEEE80211_FTYPE_DATA;
1da177e4 840 header.duration_id = 0;
2c706002 841 header.seq_ctrl = 0;
1da177e4 842 if (priv->wep_is_on)
f13baae4 843 frame_ctl |= IEEE80211_FCTL_PROTECTED;
1da177e4 844 if (priv->operating_mode == IW_MODE_ADHOC) {
d458cdf7
JP
845 skb_copy_from_linear_data(skb, &header.addr1, ETH_ALEN);
846 memcpy(&header.addr2, dev->dev_addr, ETH_ALEN);
847 memcpy(&header.addr3, priv->BSSID, ETH_ALEN);
1da177e4 848 } else {
b453872c 849 frame_ctl |= IEEE80211_FCTL_TODS;
d458cdf7
JP
850 memcpy(&header.addr1, priv->CurrentBSSID, ETH_ALEN);
851 memcpy(&header.addr2, dev->dev_addr, ETH_ALEN);
852 skb_copy_from_linear_data(skb, &header.addr3, ETH_ALEN);
1da177e4 853 }
4d791aad 854
1da177e4 855 if (priv->use_wpa)
d458cdf7 856 memcpy(&header.addr4, SNAP_RFC1024, ETH_ALEN);
1da177e4 857
2c706002 858 header.frame_control = cpu_to_le16(frame_ctl);
1da177e4
LT
859 /* Copy the wireless header into the card */
860 atmel_copy_to_card(dev, buff, (unsigned char *)&header, DATA_FRAME_WS_HEADER_SIZE);
861 /* Copy the packet sans its 802.3 header addresses which have been replaced */
862 atmel_copy_to_card(dev, buff + DATA_FRAME_WS_HEADER_SIZE, skb->data + 12, len - 12);
863 priv->tx_buff_tail += len - 12 + DATA_FRAME_WS_HEADER_SIZE;
4d791aad 864
1da177e4
LT
865 /* low bit of first byte of destination tells us if broadcast */
866 tx_update_descriptor(priv, *(skb->data) & 0x01, len + 18, buff, TX_PACKET_TYPE_DATA);
736bc924 867 dev->stats.tx_bytes += len;
4d791aad 868
1da177e4
LT
869 spin_unlock_irqrestore(&priv->irqlock, flags);
870 spin_unlock_bh(&priv->timerlock);
871 dev_kfree_skb(skb);
4d791aad 872
6ed10654 873 return NETDEV_TX_OK;
1da177e4
LT
874}
875
4d791aad 876static void atmel_transmit_management_frame(struct atmel_private *priv,
2c706002 877 struct ieee80211_hdr *header,
1da177e4
LT
878 u8 *body, int body_len)
879{
880 u16 buff;
4d791aad
CP
881 int len = MGMT_FRAME_BODY_OFFSET + body_len;
882
883 if (!(buff = find_tx_buff(priv, len)))
1da177e4
LT
884 return;
885
886 atmel_copy_to_card(priv->dev, buff, (u8 *)header, MGMT_FRAME_BODY_OFFSET);
887 atmel_copy_to_card(priv->dev, buff + MGMT_FRAME_BODY_OFFSET, body, body_len);
888 priv->tx_buff_tail += len;
889 tx_update_descriptor(priv, header->addr1[0] & 0x01, len, buff, TX_PACKET_TYPE_MGMT);
890}
4d791aad
CP
891
892static void fast_rx_path(struct atmel_private *priv,
2c706002 893 struct ieee80211_hdr *header,
1da177e4
LT
894 u16 msdu_size, u16 rx_packet_loc, u32 crc)
895{
896 /* fast path: unfragmented packet copy directly into skbuf */
4d791aad
CP
897 u8 mac4[6];
898 struct sk_buff *skb;
1da177e4 899 unsigned char *skbp;
4d791aad 900
1da177e4
LT
901 /* get the final, mac 4 header field, this tells us encapsulation */
902 atmel_copy_to_host(priv->dev, mac4, rx_packet_loc + 24, 6);
903 msdu_size -= 6;
4d791aad 904
1da177e4
LT
905 if (priv->do_rx_crc) {
906 crc = crc32_le(crc, mac4, 6);
907 msdu_size -= 4;
908 }
4d791aad 909
1da177e4 910 if (!(skb = dev_alloc_skb(msdu_size + 14))) {
736bc924 911 priv->dev->stats.rx_dropped++;
1da177e4
LT
912 return;
913 }
914
915 skb_reserve(skb, 2);
916 skbp = skb_put(skb, msdu_size + 12);
917 atmel_copy_to_host(priv->dev, skbp + 12, rx_packet_loc + 30, msdu_size);
4d791aad 918
1da177e4
LT
919 if (priv->do_rx_crc) {
920 u32 netcrc;
921 crc = crc32_le(crc, skbp + 12, msdu_size);
922 atmel_copy_to_host(priv->dev, (void *)&netcrc, rx_packet_loc + 30 + msdu_size, 4);
923 if ((crc ^ 0xffffffff) != netcrc) {
736bc924 924 priv->dev->stats.rx_crc_errors++;
1da177e4
LT
925 dev_kfree_skb(skb);
926 return;
927 }
928 }
4d791aad 929
d458cdf7 930 memcpy(skbp, header->addr1, ETH_ALEN); /* destination address */
2c706002 931 if (le16_to_cpu(header->frame_control) & IEEE80211_FCTL_FROMDS)
d458cdf7 932 memcpy(&skbp[ETH_ALEN], header->addr3, ETH_ALEN);
1da177e4 933 else
d458cdf7 934 memcpy(&skbp[ETH_ALEN], header->addr2, ETH_ALEN); /* source address */
4d791aad 935
1da177e4 936 skb->protocol = eth_type_trans(skb, priv->dev);
4d791aad 937 skb->ip_summed = CHECKSUM_NONE;
1da177e4 938 netif_rx(skb);
736bc924
PZ
939 priv->dev->stats.rx_bytes += 12 + msdu_size;
940 priv->dev->stats.rx_packets++;
1da177e4
LT
941}
942
943/* Test to see if the packet in card memory at packet_loc has a valid CRC
4d791aad
CP
944 It doesn't matter that this is slow: it is only used to proble the first few
945 packets. */
1da177e4
LT
946static int probe_crc(struct atmel_private *priv, u16 packet_loc, u16 msdu_size)
947{
948 int i = msdu_size - 4;
949 u32 netcrc, crc = 0xffffffff;
950
951 if (msdu_size < 4)
952 return 0;
953
954 atmel_copy_to_host(priv->dev, (void *)&netcrc, packet_loc + i, 4);
4d791aad 955
1da177e4
LT
956 atmel_writeAR(priv->dev, packet_loc);
957 while (i--) {
958 u8 octet = atmel_read8(priv->dev, DR);
959 crc = crc32_le(crc, &octet, 1);
960 }
961
962 return (crc ^ 0xffffffff) == netcrc;
963}
964
4d791aad 965static void frag_rx_path(struct atmel_private *priv,
2c706002 966 struct ieee80211_hdr *header,
4d791aad
CP
967 u16 msdu_size, u16 rx_packet_loc, u32 crc, u16 seq_no,
968 u8 frag_no, int more_frags)
1da177e4 969{
d458cdf7
JP
970 u8 mac4[ETH_ALEN];
971 u8 source[ETH_ALEN];
1da177e4
LT
972 struct sk_buff *skb;
973
2c706002 974 if (le16_to_cpu(header->frame_control) & IEEE80211_FCTL_FROMDS)
d458cdf7 975 memcpy(source, header->addr3, ETH_ALEN);
1da177e4 976 else
d458cdf7 977 memcpy(source, header->addr2, ETH_ALEN);
4d791aad 978
1da177e4 979 rx_packet_loc += 24; /* skip header */
4d791aad 980
1da177e4
LT
981 if (priv->do_rx_crc)
982 msdu_size -= 4;
983
984 if (frag_no == 0) { /* first fragment */
d458cdf7
JP
985 atmel_copy_to_host(priv->dev, mac4, rx_packet_loc, ETH_ALEN);
986 msdu_size -= ETH_ALEN;
987 rx_packet_loc += ETH_ALEN;
1da177e4 988
4d791aad 989 if (priv->do_rx_crc)
1da177e4 990 crc = crc32_le(crc, mac4, 6);
4d791aad 991
1da177e4
LT
992 priv->frag_seq = seq_no;
993 priv->frag_no = 1;
994 priv->frag_len = msdu_size;
d458cdf7
JP
995 memcpy(priv->frag_source, source, ETH_ALEN);
996 memcpy(&priv->rx_buf[ETH_ALEN], source, ETH_ALEN);
997 memcpy(priv->rx_buf, header->addr1, ETH_ALEN);
4d791aad 998
1da177e4
LT
999 atmel_copy_to_host(priv->dev, &priv->rx_buf[12], rx_packet_loc, msdu_size);
1000
1001 if (priv->do_rx_crc) {
1002 u32 netcrc;
1003 crc = crc32_le(crc, &priv->rx_buf[12], msdu_size);
1004 atmel_copy_to_host(priv->dev, (void *)&netcrc, rx_packet_loc + msdu_size, 4);
1005 if ((crc ^ 0xffffffff) != netcrc) {
736bc924 1006 priv->dev->stats.rx_crc_errors++;
93803b33 1007 eth_broadcast_addr(priv->frag_source);
1da177e4
LT
1008 }
1009 }
4d791aad 1010
1da177e4
LT
1011 } else if (priv->frag_no == frag_no &&
1012 priv->frag_seq == seq_no &&
d458cdf7 1013 memcmp(priv->frag_source, source, ETH_ALEN) == 0) {
4d791aad
CP
1014
1015 atmel_copy_to_host(priv->dev, &priv->rx_buf[12 + priv->frag_len],
1da177e4
LT
1016 rx_packet_loc, msdu_size);
1017 if (priv->do_rx_crc) {
1018 u32 netcrc;
4d791aad
CP
1019 crc = crc32_le(crc,
1020 &priv->rx_buf[12 + priv->frag_len],
1da177e4
LT
1021 msdu_size);
1022 atmel_copy_to_host(priv->dev, (void *)&netcrc, rx_packet_loc + msdu_size, 4);
1023 if ((crc ^ 0xffffffff) != netcrc) {
736bc924 1024 priv->dev->stats.rx_crc_errors++;
93803b33 1025 eth_broadcast_addr(priv->frag_source);
1da177e4
LT
1026 more_frags = 1; /* don't send broken assembly */
1027 }
1028 }
4d791aad 1029
1da177e4
LT
1030 priv->frag_len += msdu_size;
1031 priv->frag_no++;
1032
1033 if (!more_frags) { /* last one */
93803b33 1034 eth_broadcast_addr(priv->frag_source);
1da177e4 1035 if (!(skb = dev_alloc_skb(priv->frag_len + 14))) {
736bc924 1036 priv->dev->stats.rx_dropped++;
1da177e4
LT
1037 } else {
1038 skb_reserve(skb, 2);
4d791aad 1039 memcpy(skb_put(skb, priv->frag_len + 12),
1da177e4
LT
1040 priv->rx_buf,
1041 priv->frag_len + 12);
1da177e4 1042 skb->protocol = eth_type_trans(skb, priv->dev);
4d791aad 1043 skb->ip_summed = CHECKSUM_NONE;
1da177e4 1044 netif_rx(skb);
736bc924
PZ
1045 priv->dev->stats.rx_bytes += priv->frag_len + 12;
1046 priv->dev->stats.rx_packets++;
1da177e4
LT
1047 }
1048 }
1da177e4
LT
1049 } else
1050 priv->wstats.discard.fragment++;
1051}
4d791aad 1052
1da177e4
LT
1053static void rx_done_irq(struct atmel_private *priv)
1054{
1055 int i;
2c706002 1056 struct ieee80211_hdr header;
4d791aad
CP
1057
1058 for (i = 0;
1da177e4
LT
1059 atmel_rmem8(priv, atmel_rx(priv, RX_DESC_FLAGS_OFFSET, priv->rx_desc_head)) == RX_DESC_FLAG_VALID &&
1060 i < priv->host_info.rx_desc_count;
1061 i++) {
4d791aad 1062
1da177e4
LT
1063 u16 msdu_size, rx_packet_loc, frame_ctl, seq_control;
1064 u8 status = atmel_rmem8(priv, atmel_rx(priv, RX_DESC_STATUS_OFFSET, priv->rx_desc_head));
1065 u32 crc = 0xffffffff;
4d791aad 1066
1da177e4
LT
1067 if (status != RX_STATUS_SUCCESS) {
1068 if (status == 0xc1) /* determined by experiment */
1069 priv->wstats.discard.nwid++;
1070 else
736bc924 1071 priv->dev->stats.rx_errors++;
1da177e4
LT
1072 goto next;
1073 }
1074
1075 msdu_size = atmel_rmem16(priv, atmel_rx(priv, RX_DESC_MSDU_SIZE_OFFSET, priv->rx_desc_head));
1076 rx_packet_loc = atmel_rmem16(priv, atmel_rx(priv, RX_DESC_MSDU_POS_OFFSET, priv->rx_desc_head));
4d791aad 1077
1da177e4 1078 if (msdu_size < 30) {
736bc924 1079 priv->dev->stats.rx_errors++;
1da177e4
LT
1080 goto next;
1081 }
4d791aad 1082
2c706002 1083 /* Get header as far as end of seq_ctrl */
1da177e4 1084 atmel_copy_to_host(priv->dev, (char *)&header, rx_packet_loc, 24);
2c706002
JB
1085 frame_ctl = le16_to_cpu(header.frame_control);
1086 seq_control = le16_to_cpu(header.seq_ctrl);
1da177e4 1087
4d791aad
CP
1088 /* probe for CRC use here if needed once five packets have
1089 arrived with the same crc status, we assume we know what's
1090 happening and stop probing */
1da177e4 1091 if (priv->probe_crc) {
f13baae4 1092 if (!priv->wep_is_on || !(frame_ctl & IEEE80211_FCTL_PROTECTED)) {
1da177e4
LT
1093 priv->do_rx_crc = probe_crc(priv, rx_packet_loc, msdu_size);
1094 } else {
1095 priv->do_rx_crc = probe_crc(priv, rx_packet_loc + 24, msdu_size - 24);
1096 }
1097 if (priv->do_rx_crc) {
1098 if (priv->crc_ok_cnt++ > 5)
1099 priv->probe_crc = 0;
1100 } else {
1101 if (priv->crc_ko_cnt++ > 5)
1102 priv->probe_crc = 0;
1103 }
1104 }
4d791aad 1105
1da177e4 1106 /* don't CRC header when WEP in use */
f13baae4 1107 if (priv->do_rx_crc && (!priv->wep_is_on || !(frame_ctl & IEEE80211_FCTL_PROTECTED))) {
1da177e4
LT
1108 crc = crc32_le(0xffffffff, (unsigned char *)&header, 24);
1109 }
1110 msdu_size -= 24; /* header */
1111
4d791aad 1112 if ((frame_ctl & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_DATA) {
b453872c
JG
1113 int more_fragments = frame_ctl & IEEE80211_FCTL_MOREFRAGS;
1114 u8 packet_fragment_no = seq_control & IEEE80211_SCTL_FRAG;
1115 u16 packet_sequence_no = (seq_control & IEEE80211_SCTL_SEQ) >> 4;
4d791aad
CP
1116
1117 if (!more_fragments && packet_fragment_no == 0) {
1da177e4
LT
1118 fast_rx_path(priv, &header, msdu_size, rx_packet_loc, crc);
1119 } else {
1120 frag_rx_path(priv, &header, msdu_size, rx_packet_loc, crc,
1121 packet_sequence_no, packet_fragment_no, more_fragments);
1122 }
1123 }
4d791aad 1124
b453872c 1125 if ((frame_ctl & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) {
1da177e4
LT
1126 /* copy rest of packet into buffer */
1127 atmel_copy_to_host(priv->dev, (unsigned char *)&priv->rx_buf, rx_packet_loc + 24, msdu_size);
4d791aad 1128
1da177e4 1129 /* we use the same buffer for frag reassembly and control packets */
93803b33 1130 eth_broadcast_addr(priv->frag_source);
4d791aad 1131
1da177e4
LT
1132 if (priv->do_rx_crc) {
1133 /* last 4 octets is crc */
1134 msdu_size -= 4;
1135 crc = crc32_le(crc, (unsigned char *)&priv->rx_buf, msdu_size);
1136 if ((crc ^ 0xffffffff) != (*((u32 *)&priv->rx_buf[msdu_size]))) {
736bc924 1137 priv->dev->stats.rx_crc_errors++;
1da177e4
LT
1138 goto next;
1139 }
1140 }
1141
1142 atmel_management_frame(priv, &header, msdu_size,
1143 atmel_rmem8(priv, atmel_rx(priv, RX_DESC_RSSI_OFFSET, priv->rx_desc_head)));
4d791aad 1144 }
1da177e4 1145
4d791aad 1146next:
1da177e4 1147 /* release descriptor */
4d791aad
CP
1148 atmel_wmem8(priv, atmel_rx(priv, RX_DESC_FLAGS_OFFSET, priv->rx_desc_head), RX_DESC_FLAG_CONSUMED);
1149
1da177e4 1150 if (priv->rx_desc_head < (priv->host_info.rx_desc_count - 1))
4d791aad 1151 priv->rx_desc_head++;
1da177e4
LT
1152 else
1153 priv->rx_desc_head = 0;
1154 }
4d791aad 1155}
1da177e4 1156
7d12e780 1157static irqreturn_t service_interrupt(int irq, void *dev_id)
1da177e4
LT
1158{
1159 struct net_device *dev = (struct net_device *) dev_id;
1160 struct atmel_private *priv = netdev_priv(dev);
1161 u8 isr;
1162 int i = -1;
3370a895 1163 static const u8 irq_order[] = {
1da177e4
LT
1164 ISR_OUT_OF_RANGE,
1165 ISR_RxCOMPLETE,
1166 ISR_TxCOMPLETE,
1167 ISR_RxFRAMELOST,
1168 ISR_FATAL_ERROR,
1169 ISR_COMMAND_COMPLETE,
1170 ISR_IBSS_MERGE,
1171 ISR_GENERIC_IRQ
1172 };
1da177e4 1173
4d791aad 1174 if (priv->card && priv->present_callback &&
1da177e4
LT
1175 !(*priv->present_callback)(priv->card))
1176 return IRQ_HANDLED;
1177
1178 /* In this state upper-level code assumes it can mess with
1179 the card unhampered by interrupts which may change register state.
1180 Note that even though the card shouldn't generate interrupts
4d791aad 1181 the inturrupt line may be shared. This allows card setup
1da177e4
LT
1182 to go on without disabling interrupts for a long time. */
1183 if (priv->station_state == STATION_STATE_DOWN)
1184 return IRQ_NONE;
4d791aad 1185
1da177e4
LT
1186 atmel_clear_gcr(dev, GCR_ENINT); /* disable interrupts */
1187
1188 while (1) {
1189 if (!atmel_lock_mac(priv)) {
1190 /* failed to contact card */
1191 printk(KERN_ALERT "%s: failed to contact MAC.\n", dev->name);
1192 return IRQ_HANDLED;
1193 }
4d791aad 1194
1da177e4
LT
1195 isr = atmel_rmem8(priv, atmel_hi(priv, IFACE_INT_STATUS_OFFSET));
1196 atmel_wmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_MAC_OFFSET), 0);
4d791aad 1197
1da177e4
LT
1198 if (!isr) {
1199 atmel_set_gcr(dev, GCR_ENINT); /* enable interrupts */
1200 return i == -1 ? IRQ_NONE : IRQ_HANDLED;
1201 }
4d791aad 1202
1da177e4 1203 atmel_set_gcr(dev, GCR_ACKINT); /* acknowledge interrupt */
4d791aad 1204
b4341135 1205 for (i = 0; i < ARRAY_SIZE(irq_order); i++)
1da177e4
LT
1206 if (isr & irq_order[i])
1207 break;
4d791aad 1208
1da177e4
LT
1209 if (!atmel_lock_mac(priv)) {
1210 /* failed to contact card */
1211 printk(KERN_ALERT "%s: failed to contact MAC.\n", dev->name);
1212 return IRQ_HANDLED;
1213 }
4d791aad 1214
1da177e4
LT
1215 isr = atmel_rmem8(priv, atmel_hi(priv, IFACE_INT_STATUS_OFFSET));
1216 isr ^= irq_order[i];
1217 atmel_wmem8(priv, atmel_hi(priv, IFACE_INT_STATUS_OFFSET), isr);
1218 atmel_wmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_MAC_OFFSET), 0);
4d791aad 1219
1da177e4 1220 switch (irq_order[i]) {
4d791aad
CP
1221
1222 case ISR_OUT_OF_RANGE:
1223 if (priv->operating_mode == IW_MODE_INFRA &&
1da177e4
LT
1224 priv->station_state == STATION_STATE_READY) {
1225 priv->station_is_associated = 0;
1226 atmel_scan(priv, 1);
1227 }
1228 break;
1229
1230 case ISR_RxFRAMELOST:
1231 priv->wstats.discard.misc++;
1232 /* fall through */
1233 case ISR_RxCOMPLETE:
4d791aad 1234 rx_done_irq(priv);
1da177e4 1235 break;
4d791aad 1236
1da177e4 1237 case ISR_TxCOMPLETE:
4d791aad 1238 tx_done_irq(priv);
1da177e4 1239 break;
4d791aad 1240
1da177e4
LT
1241 case ISR_FATAL_ERROR:
1242 printk(KERN_ALERT "%s: *** FATAL error interrupt ***\n", dev->name);
1243 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
1244 break;
4d791aad
CP
1245
1246 case ISR_COMMAND_COMPLETE:
1da177e4
LT
1247 atmel_command_irq(priv);
1248 break;
1249
1250 case ISR_IBSS_MERGE:
4d791aad 1251 atmel_get_mib(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_CUR_BSSID_POS,
1da177e4
LT
1252 priv->CurrentBSSID, 6);
1253 /* The WPA stuff cares about the current AP address */
1254 if (priv->use_wpa)
1255 build_wpa_mib(priv);
1256 break;
1257 case ISR_GENERIC_IRQ:
1258 printk(KERN_INFO "%s: Generic_irq received.\n", dev->name);
1259 break;
1260 }
4d791aad 1261 }
1da177e4
LT
1262}
1263
4d791aad 1264static struct iw_statistics *atmel_get_wireless_stats(struct net_device *dev)
1da177e4
LT
1265{
1266 struct atmel_private *priv = netdev_priv(dev);
1267
4d791aad 1268 /* update the link quality here in case we are seeing no beacons
1da177e4
LT
1269 at all to drive the process */
1270 atmel_smooth_qual(priv);
4d791aad 1271
1da177e4
LT
1272 priv->wstats.status = priv->station_state;
1273
1274 if (priv->operating_mode == IW_MODE_INFRA) {
1275 if (priv->station_state != STATION_STATE_READY) {
1276 priv->wstats.qual.qual = 0;
1277 priv->wstats.qual.level = 0;
1278 priv->wstats.qual.updated = (IW_QUAL_QUAL_INVALID
1279 | IW_QUAL_LEVEL_INVALID);
1280 }
1281 priv->wstats.qual.noise = 0;
1282 priv->wstats.qual.updated |= IW_QUAL_NOISE_INVALID;
1283 } else {
1284 /* Quality levels cannot be determined in ad-hoc mode,
1285 because we can 'hear' more that one remote station. */
1286 priv->wstats.qual.qual = 0;
1287 priv->wstats.qual.level = 0;
1288 priv->wstats.qual.noise = 0;
1289 priv->wstats.qual.updated = IW_QUAL_QUAL_INVALID
1290 | IW_QUAL_LEVEL_INVALID
1291 | IW_QUAL_NOISE_INVALID;
1292 priv->wstats.miss.beacon = 0;
1293 }
4d791aad
CP
1294
1295 return &priv->wstats;
1da177e4
LT
1296}
1297
1da177e4
LT
1298static int atmel_set_mac_address(struct net_device *dev, void *p)
1299{
1300 struct sockaddr *addr = p;
4d791aad 1301
8830cb67 1302 memcpy (dev->dev_addr, addr->sa_data, dev->addr_len);
1da177e4
LT
1303 return atmel_open(dev);
1304}
1305
1306EXPORT_SYMBOL(atmel_open);
1307
4d791aad 1308int atmel_open(struct net_device *dev)
1da177e4
LT
1309{
1310 struct atmel_private *priv = netdev_priv(dev);
3c34a5d8 1311 int i, channel, err;
1da177e4
LT
1312
1313 /* any scheduled timer is no longer needed and might screw things up.. */
1314 del_timer_sync(&priv->management_timer);
4d791aad 1315
1da177e4
LT
1316 /* Interrupts will not touch the card once in this state... */
1317 priv->station_state = STATION_STATE_DOWN;
1318
1319 if (priv->new_SSID_size) {
1320 memcpy(priv->SSID, priv->new_SSID, priv->new_SSID_size);
1321 priv->SSID_size = priv->new_SSID_size;
1322 priv->new_SSID_size = 0;
1323 }
1324 priv->BSS_list_entries = 0;
1325
1326 priv->AuthenticationRequestRetryCnt = 0;
1327 priv->AssociationRequestRetryCnt = 0;
1328 priv->ReAssociationRequestRetryCnt = 0;
1329 priv->CurrentAuthentTransactionSeqNum = 0x0001;
1330 priv->ExpectedAuthentTransactionSeqNum = 0x0002;
1331
1332 priv->site_survey_state = SITE_SURVEY_IDLE;
1333 priv->station_is_associated = 0;
1334
3c34a5d8
DW
1335 err = reset_atmel_card(dev);
1336 if (err)
1337 return err;
1da177e4
LT
1338
1339 if (priv->config_reg_domain) {
1340 priv->reg_domain = priv->config_reg_domain;
1341 atmel_set_mib8(priv, Phy_Mib_Type, PHY_MIB_REG_DOMAIN_POS, priv->reg_domain);
1342 } else {
1343 priv->reg_domain = atmel_get_mib8(priv, Phy_Mib_Type, PHY_MIB_REG_DOMAIN_POS);
b4341135 1344 for (i = 0; i < ARRAY_SIZE(channel_table); i++)
1da177e4
LT
1345 if (priv->reg_domain == channel_table[i].reg_domain)
1346 break;
b4341135 1347 if (i == ARRAY_SIZE(channel_table)) {
1da177e4
LT
1348 priv->reg_domain = REG_DOMAIN_MKK1;
1349 printk(KERN_ALERT "%s: failed to get regulatory domain: assuming MKK1.\n", dev->name);
4d791aad 1350 }
1da177e4 1351 }
4d791aad 1352
1da177e4
LT
1353 if ((channel = atmel_validate_channel(priv, priv->channel)))
1354 priv->channel = channel;
1355
4d791aad
CP
1356 /* this moves station_state on.... */
1357 atmel_scan(priv, 1);
1da177e4
LT
1358
1359 atmel_set_gcr(priv->dev, GCR_ENINT); /* enable interrupts */
1360 return 0;
1361}
1362
4d791aad 1363static int atmel_close(struct net_device *dev)
1da177e4
LT
1364{
1365 struct atmel_private *priv = netdev_priv(dev);
4d791aad 1366
9a6301c1
DW
1367 /* Send event to userspace that we are disassociating */
1368 if (priv->station_state == STATION_STATE_READY) {
1369 union iwreq_data wrqu;
1370
1371 wrqu.data.length = 0;
1372 wrqu.data.flags = 0;
1373 wrqu.ap_addr.sa_family = ARPHRD_ETHER;
93803b33 1374 eth_zero_addr(wrqu.ap_addr.sa_data);
9a6301c1
DW
1375 wireless_send_event(priv->dev, SIOCGIWAP, &wrqu, NULL);
1376 }
1377
1da177e4 1378 atmel_enter_state(priv, STATION_STATE_DOWN);
4d791aad
CP
1379
1380 if (priv->bus_type == BUS_TYPE_PCCARD)
1da177e4
LT
1381 atmel_write16(dev, GCR, 0x0060);
1382 atmel_write16(dev, GCR, 0x0040);
1383 return 0;
1384}
1385
1386static int atmel_validate_channel(struct atmel_private *priv, int channel)
1387{
1388 /* check that channel is OK, if so return zero,
1389 else return suitable default channel */
1390 int i;
1391
b4341135 1392 for (i = 0; i < ARRAY_SIZE(channel_table); i++)
1da177e4
LT
1393 if (priv->reg_domain == channel_table[i].reg_domain) {
1394 if (channel >= channel_table[i].min &&
1395 channel <= channel_table[i].max)
1396 return 0;
1397 else
1398 return channel_table[i].min;
1399 }
1400 return 0;
1401}
1402
4c4df9b9 1403static int atmel_proc_show(struct seq_file *m, void *v)
1da177e4 1404{
4c4df9b9 1405 struct atmel_private *priv = m->private;
1da177e4 1406 int i;
1da177e4 1407 char *s, *r, *c;
4d791aad 1408
4c4df9b9 1409 seq_printf(m, "Driver version:\t\t%d.%d\n", DRIVER_MAJOR, DRIVER_MINOR);
4d791aad 1410
1da177e4 1411 if (priv->station_state != STATION_STATE_DOWN) {
4c4df9b9
DH
1412 seq_printf(m,
1413 "Firmware version:\t%d.%d build %d\n"
1414 "Firmware location:\t",
1415 priv->host_info.major_version,
1416 priv->host_info.minor_version,
1417 priv->host_info.build_version);
4d791aad
CP
1418
1419 if (priv->card_type != CARD_TYPE_EEPROM)
4c4df9b9 1420 seq_puts(m, "on card\n");
4d791aad 1421 else if (priv->firmware)
4c4df9b9 1422 seq_printf(m, "%s loaded by host\n", priv->firmware_id);
1da177e4 1423 else
4c4df9b9 1424 seq_printf(m, "%s loaded by hotplug\n", priv->firmware_id);
4d791aad
CP
1425
1426 switch (priv->card_type) {
8830cb67
JD
1427 case CARD_TYPE_PARALLEL_FLASH:
1428 c = "Parallel flash";
1429 break;
1430 case CARD_TYPE_SPI_FLASH:
1431 c = "SPI flash\n";
1432 break;
1433 case CARD_TYPE_EEPROM:
1434 c = "EEPROM";
1435 break;
1436 default:
1437 c = "<unknown>";
1da177e4
LT
1438 }
1439
1da177e4 1440 r = "<unknown>";
b4341135 1441 for (i = 0; i < ARRAY_SIZE(channel_table); i++)
1da177e4
LT
1442 if (priv->reg_domain == channel_table[i].reg_domain)
1443 r = channel_table[i].name;
4d791aad 1444
4c4df9b9
DH
1445 seq_printf(m, "MAC memory type:\t%s\n", c);
1446 seq_printf(m, "Regulatory domain:\t%s\n", r);
1447 seq_printf(m, "Host CRC checking:\t%s\n",
1448 priv->do_rx_crc ? "On" : "Off");
1449 seq_printf(m, "WPA-capable firmware:\t%s\n",
1450 priv->use_wpa ? "Yes" : "No");
1da177e4 1451 }
4d791aad 1452
8830cb67
JD
1453 switch (priv->station_state) {
1454 case STATION_STATE_SCANNING:
1455 s = "Scanning";
1456 break;
1457 case STATION_STATE_JOINNING:
1458 s = "Joining";
1459 break;
1460 case STATION_STATE_AUTHENTICATING:
1461 s = "Authenticating";
1462 break;
1463 case STATION_STATE_ASSOCIATING:
1464 s = "Associating";
1465 break;
1466 case STATION_STATE_READY:
1467 s = "Ready";
1468 break;
1469 case STATION_STATE_REASSOCIATING:
1470 s = "Reassociating";
1471 break;
1472 case STATION_STATE_MGMT_ERROR:
1473 s = "Management error";
1474 break;
1475 case STATION_STATE_DOWN:
1476 s = "Down";
1477 break;
1478 default:
1479 s = "<unknown>";
1da177e4 1480 }
4d791aad 1481
4c4df9b9
DH
1482 seq_printf(m, "Current state:\t\t%s\n", s);
1483 return 0;
1da177e4
LT
1484}
1485
4c4df9b9 1486static int atmel_proc_open(struct inode *inode, struct file *file)
1da177e4 1487{
4c4df9b9 1488 return single_open(file, atmel_proc_show, PDE_DATA(inode));
1da177e4
LT
1489}
1490
4c4df9b9
DH
1491static const struct file_operations atmel_proc_fops = {
1492 .open = atmel_proc_open,
1493 .read = seq_read,
1494 .llseek = seq_lseek,
bc3041f0 1495 .release = single_release,
4c4df9b9
DH
1496};
1497
824f1dfd
SH
1498static const struct net_device_ops atmel_netdev_ops = {
1499 .ndo_open = atmel_open,
1500 .ndo_stop = atmel_close,
824f1dfd
SH
1501 .ndo_set_mac_address = atmel_set_mac_address,
1502 .ndo_start_xmit = start_tx,
1503 .ndo_do_ioctl = atmel_ioctl,
824f1dfd
SH
1504 .ndo_validate_addr = eth_validate_addr,
1505};
1506
4d791aad
CP
1507struct net_device *init_atmel_card(unsigned short irq, unsigned long port,
1508 const AtmelFWType fw_type,
1509 struct device *sys_dev,
1510 int (*card_present)(void *), void *card)
1da177e4
LT
1511{
1512 struct net_device *dev;
1513 struct atmel_private *priv;
1514 int rc;
1515
1516 /* Create the network device object. */
8830cb67 1517 dev = alloc_etherdev(sizeof(*priv));
41de8d4c 1518 if (!dev)
1da177e4 1519 return NULL;
41de8d4c 1520
1da177e4 1521 if (dev_alloc_name(dev, dev->name) < 0) {
4d791aad 1522 printk(KERN_ERR "atmel: Couldn't get name!\n");
1da177e4
LT
1523 goto err_out_free;
1524 }
1525
1526 priv = netdev_priv(dev);
1527 priv->dev = dev;
1528 priv->sys_dev = sys_dev;
1529 priv->present_callback = card_present;
1530 priv->card = card;
1531 priv->firmware = NULL;
1532 priv->firmware_id[0] = '\0';
1533 priv->firmware_type = fw_type;
1534 if (firmware) /* module parameter */
1535 strcpy(priv->firmware_id, firmware);
1536 priv->bus_type = card_present ? BUS_TYPE_PCCARD : BUS_TYPE_PCI;
1537 priv->station_state = STATION_STATE_DOWN;
1538 priv->do_rx_crc = 0;
1539 /* For PCMCIA cards, some chips need CRC, some don't
1540 so we have to probe. */
1541 if (priv->bus_type == BUS_TYPE_PCCARD) {
1542 priv->probe_crc = 1;
1543 priv->crc_ok_cnt = priv->crc_ko_cnt = 0;
1544 } else
1545 priv->probe_crc = 0;
1da177e4
LT
1546 priv->last_qual = jiffies;
1547 priv->last_beacon_timestamp = 0;
1548 memset(priv->frag_source, 0xff, sizeof(priv->frag_source));
93803b33 1549 eth_zero_addr(priv->BSSID);
1da177e4
LT
1550 priv->CurrentBSSID[0] = 0xFF; /* Initialize to something invalid.... */
1551 priv->station_was_associated = 0;
4d791aad 1552
1da177e4
LT
1553 priv->last_survey = jiffies;
1554 priv->preamble = LONG_PREAMBLE;
1555 priv->operating_mode = IW_MODE_INFRA;
1556 priv->connect_to_any_BSS = 0;
1557 priv->config_reg_domain = 0;
1558 priv->reg_domain = 0;
1559 priv->tx_rate = 3;
1560 priv->auto_tx_rate = 1;
1561 priv->channel = 4;
1562 priv->power_mode = 0;
1563 priv->SSID[0] = '\0';
1564 priv->SSID_size = 0;
1565 priv->new_SSID_size = 0;
1566 priv->frag_threshold = 2346;
1567 priv->rts_threshold = 2347;
1568 priv->short_retry = 7;
1569 priv->long_retry = 4;
1570
1571 priv->wep_is_on = 0;
1572 priv->default_key = 0;
1573 priv->encryption_level = 0;
1574 priv->exclude_unencrypted = 0;
1575 priv->group_cipher_suite = priv->pairwise_cipher_suite = CIPHER_SUITE_NONE;
1576 priv->use_wpa = 0;
1577 memset(priv->wep_keys, 0, sizeof(priv->wep_keys));
1578 memset(priv->wep_key_len, 0, sizeof(priv->wep_key_len));
1579
1580 priv->default_beacon_period = priv->beacon_period = 100;
1581 priv->listen_interval = 1;
1582
1583 init_timer(&priv->management_timer);
1584 spin_lock_init(&priv->irqlock);
1585 spin_lock_init(&priv->timerlock);
1586 priv->management_timer.function = atmel_management_timer;
1587 priv->management_timer.data = (unsigned long) dev;
4d791aad 1588
824f1dfd
SH
1589 dev->netdev_ops = &atmel_netdev_ops;
1590 dev->wireless_handlers = &atmel_handler_def;
1da177e4
LT
1591 dev->irq = irq;
1592 dev->base_addr = port;
4d791aad 1593
9c22b4a3
JW
1594 /* MTU range: 68 - 2312 */
1595 dev->min_mtu = 68;
1596 dev->max_mtu = MAX_WIRELESS_BODY - ETH_FCS_LEN;
1597
1da177e4 1598 SET_NETDEV_DEV(dev, sys_dev);
4d791aad 1599
1fb9df5d 1600 if ((rc = request_irq(dev->irq, service_interrupt, IRQF_SHARED, dev->name, dev))) {
4d791aad 1601 printk(KERN_ERR "%s: register interrupt %d failed, rc %d\n", dev->name, irq, rc);
1da177e4
LT
1602 goto err_out_free;
1603 }
1604
4d791aad 1605 if (!request_region(dev->base_addr, 32,
b16a228d 1606 priv->bus_type == BUS_TYPE_PCCARD ? "atmel_cs" : "atmel_pci")) {
1da177e4
LT
1607 goto err_out_irq;
1608 }
4d791aad 1609
1da177e4
LT
1610 if (register_netdev(dev))
1611 goto err_out_res;
4d791aad 1612
8830cb67 1613 if (!probe_atmel_card(dev)) {
1da177e4
LT
1614 unregister_netdev(dev);
1615 goto err_out_res;
1616 }
4d791aad 1617
1da177e4 1618 netif_carrier_off(dev);
4d791aad 1619
beaee9ca 1620 if (!proc_create_data("driver/atmel", 0, NULL, &atmel_proc_fops, priv))
5bc4c36d 1621 printk(KERN_WARNING "atmel: unable to create /proc entry.\n");
4d791aad 1622
e174961c
JB
1623 printk(KERN_INFO "%s: Atmel at76c50x. Version %d.%d. MAC %pM\n",
1624 dev->name, DRIVER_MAJOR, DRIVER_MINOR, dev->dev_addr);
4d791aad 1625
1da177e4 1626 return dev;
4d791aad
CP
1627
1628err_out_res:
8830cb67 1629 release_region(dev->base_addr, 32);
4d791aad 1630err_out_irq:
1da177e4 1631 free_irq(dev->irq, dev);
4d791aad 1632err_out_free:
1da177e4
LT
1633 free_netdev(dev);
1634 return NULL;
1635}
1636
1637EXPORT_SYMBOL(init_atmel_card);
1638
b16a228d 1639void stop_atmel_card(struct net_device *dev)
1da177e4
LT
1640{
1641 struct atmel_private *priv = netdev_priv(dev);
4d791aad 1642
1da177e4 1643 /* put a brick on it... */
4d791aad 1644 if (priv->bus_type == BUS_TYPE_PCCARD)
1da177e4
LT
1645 atmel_write16(dev, GCR, 0x0060);
1646 atmel_write16(dev, GCR, 0x0040);
4d791aad 1647
1da177e4
LT
1648 del_timer_sync(&priv->management_timer);
1649 unregister_netdev(dev);
1650 remove_proc_entry("driver/atmel", NULL);
1651 free_irq(dev->irq, dev);
b4558ea9 1652 kfree(priv->firmware);
b16a228d 1653 release_region(dev->base_addr, 32);
1da177e4
LT
1654 free_netdev(dev);
1655}
1656
1657EXPORT_SYMBOL(stop_atmel_card);
1658
1659static int atmel_set_essid(struct net_device *dev,
1660 struct iw_request_info *info,
1661 struct iw_point *dwrq,
1662 char *extra)
1663{
1664 struct atmel_private *priv = netdev_priv(dev);
1665
1666 /* Check if we asked for `any' */
8830cb67 1667 if (dwrq->flags == 0) {
1da177e4
LT
1668 priv->connect_to_any_BSS = 1;
1669 } else {
1670 int index = (dwrq->flags & IW_ENCODE_INDEX) - 1;
1671
1672 priv->connect_to_any_BSS = 0;
4d791aad 1673
1da177e4 1674 /* Check the size of the string */
6a484db4 1675 if (dwrq->length > MAX_SSID_LENGTH)
4d791aad 1676 return -E2BIG;
1da177e4
LT
1677 if (index != 0)
1678 return -EINVAL;
4d791aad 1679
6a484db4
JT
1680 memcpy(priv->new_SSID, extra, dwrq->length);
1681 priv->new_SSID_size = dwrq->length;
1da177e4
LT
1682 }
1683
1684 return -EINPROGRESS;
1685}
1686
1687static int atmel_get_essid(struct net_device *dev,
1688 struct iw_request_info *info,
1689 struct iw_point *dwrq,
1690 char *extra)
1691{
1692 struct atmel_private *priv = netdev_priv(dev);
1693
1694 /* Get the current SSID */
1695 if (priv->new_SSID_size != 0) {
1696 memcpy(extra, priv->new_SSID, priv->new_SSID_size);
d6a13a24 1697 dwrq->length = priv->new_SSID_size;
1da177e4
LT
1698 } else {
1699 memcpy(extra, priv->SSID, priv->SSID_size);
d6a13a24 1700 dwrq->length = priv->SSID_size;
1da177e4 1701 }
4d791aad 1702
1da177e4
LT
1703 dwrq->flags = !priv->connect_to_any_BSS; /* active */
1704
1705 return 0;
1706}
1707
1708static int atmel_get_wap(struct net_device *dev,
1709 struct iw_request_info *info,
1710 struct sockaddr *awrq,
1711 char *extra)
1712{
1713 struct atmel_private *priv = netdev_priv(dev);
d458cdf7 1714 memcpy(awrq->sa_data, priv->CurrentBSSID, ETH_ALEN);
1da177e4
LT
1715 awrq->sa_family = ARPHRD_ETHER;
1716
1717 return 0;
1718}
1719
1720static int atmel_set_encode(struct net_device *dev,
1721 struct iw_request_info *info,
1722 struct iw_point *dwrq,
1723 char *extra)
1724{
1725 struct atmel_private *priv = netdev_priv(dev);
1726
1727 /* Basic checking: do we have a key to set ?
1728 * Note : with the new API, it's impossible to get a NULL pointer.
1729 * Therefore, we need to check a key size == 0 instead.
1730 * New version of iwconfig properly set the IW_ENCODE_NOKEY flag
1731 * when no key is present (only change flags), but older versions
1732 * don't do it. - Jean II */
1733 if (dwrq->length > 0) {
1734 int index = (dwrq->flags & IW_ENCODE_INDEX) - 1;
1735 int current_index = priv->default_key;
1736 /* Check the size of the key */
1737 if (dwrq->length > 13) {
1738 return -EINVAL;
1739 }
1740 /* Check the index (none -> use current) */
1741 if (index < 0 || index >= 4)
1742 index = current_index;
1743 else
1744 priv->default_key = index;
1745 /* Set the length */
1746 if (dwrq->length > 5)
1747 priv->wep_key_len[index] = 13;
1748 else
1749 if (dwrq->length > 0)
1750 priv->wep_key_len[index] = 5;
1751 else
1752 /* Disable the key */
1753 priv->wep_key_len[index] = 0;
1754 /* Check if the key is not marked as invalid */
5c877fe5 1755 if (!(dwrq->flags & IW_ENCODE_NOKEY)) {
1da177e4
LT
1756 /* Cleanup */
1757 memset(priv->wep_keys[index], 0, 13);
1758 /* Copy the key in the driver */
1759 memcpy(priv->wep_keys[index], extra, dwrq->length);
1760 }
1761 /* WE specify that if a valid key is set, encryption
1762 * should be enabled (user may turn it off later)
1763 * This is also how "iwconfig ethX key on" works */
4d791aad 1764 if (index == current_index &&
1da177e4
LT
1765 priv->wep_key_len[index] > 0) {
1766 priv->wep_is_on = 1;
1767 priv->exclude_unencrypted = 1;
1768 if (priv->wep_key_len[index] > 5) {
9a6301c1 1769 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_128;
1da177e4
LT
1770 priv->encryption_level = 2;
1771 } else {
9a6301c1 1772 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_64;
1da177e4
LT
1773 priv->encryption_level = 1;
1774 }
1775 }
1776 } else {
1777 /* Do we want to just set the transmit key index ? */
1778 int index = (dwrq->flags & IW_ENCODE_INDEX) - 1;
4d791aad 1779 if (index >= 0 && index < 4) {
1da177e4
LT
1780 priv->default_key = index;
1781 } else
1782 /* Don't complain if only change the mode */
93a3b607 1783 if (!(dwrq->flags & IW_ENCODE_MODE))
1da177e4 1784 return -EINVAL;
1da177e4
LT
1785 }
1786 /* Read the flags */
4d791aad 1787 if (dwrq->flags & IW_ENCODE_DISABLED) {
1da177e4 1788 priv->wep_is_on = 0;
4d791aad 1789 priv->encryption_level = 0;
1da177e4
LT
1790 priv->pairwise_cipher_suite = CIPHER_SUITE_NONE;
1791 } else {
1792 priv->wep_is_on = 1;
1793 if (priv->wep_key_len[priv->default_key] > 5) {
1794 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_128;
1795 priv->encryption_level = 2;
1796 } else {
1797 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_64;
1798 priv->encryption_level = 1;
1799 }
1800 }
4d791aad 1801 if (dwrq->flags & IW_ENCODE_RESTRICTED)
1da177e4 1802 priv->exclude_unencrypted = 1;
8830cb67 1803 if (dwrq->flags & IW_ENCODE_OPEN)
1da177e4 1804 priv->exclude_unencrypted = 0;
4d791aad 1805
1da177e4
LT
1806 return -EINPROGRESS; /* Call commit handler */
1807}
1808
1da177e4
LT
1809static int atmel_get_encode(struct net_device *dev,
1810 struct iw_request_info *info,
1811 struct iw_point *dwrq,
1812 char *extra)
1813{
1814 struct atmel_private *priv = netdev_priv(dev);
1815 int index = (dwrq->flags & IW_ENCODE_INDEX) - 1;
4d791aad 1816
1da177e4
LT
1817 if (!priv->wep_is_on)
1818 dwrq->flags = IW_ENCODE_DISABLED;
b16a228d 1819 else {
1820 if (priv->exclude_unencrypted)
1821 dwrq->flags = IW_ENCODE_RESTRICTED;
1822 else
1823 dwrq->flags = IW_ENCODE_OPEN;
1824 }
1da177e4
LT
1825 /* Which key do we want ? -1 -> tx index */
1826 if (index < 0 || index >= 4)
1827 index = priv->default_key;
1828 dwrq->flags |= index + 1;
1829 /* Copy the key to the user buffer */
1830 dwrq->length = priv->wep_key_len[index];
1831 if (dwrq->length > 16) {
8830cb67 1832 dwrq->length = 0;
1da177e4
LT
1833 } else {
1834 memset(extra, 0, 16);
1835 memcpy(extra, priv->wep_keys[index], dwrq->length);
1836 }
4d791aad 1837
1da177e4
LT
1838 return 0;
1839}
1840
9a6301c1
DW
1841static int atmel_set_encodeext(struct net_device *dev,
1842 struct iw_request_info *info,
1843 union iwreq_data *wrqu,
1844 char *extra)
1845{
1846 struct atmel_private *priv = netdev_priv(dev);
1847 struct iw_point *encoding = &wrqu->encoding;
1848 struct iw_encode_ext *ext = (struct iw_encode_ext *)extra;
0d467502 1849 int idx, key_len, alg = ext->alg, set_key = 1;
9a6301c1
DW
1850
1851 /* Determine and validate the key index */
1852 idx = encoding->flags & IW_ENCODE_INDEX;
1853 if (idx) {
2c706002 1854 if (idx < 1 || idx > 4)
9a6301c1
DW
1855 return -EINVAL;
1856 idx--;
1857 } else
1858 idx = priv->default_key;
1859
0d467502
DW
1860 if (encoding->flags & IW_ENCODE_DISABLED)
1861 alg = IW_ENCODE_ALG_NONE;
9a6301c1 1862
0d467502 1863 if (ext->ext_flags & IW_ENCODE_EXT_SET_TX_KEY) {
9a6301c1 1864 priv->default_key = idx;
0d467502
DW
1865 set_key = ext->key_len > 0 ? 1 : 0;
1866 }
9a6301c1 1867
0d467502
DW
1868 if (set_key) {
1869 /* Set the requested key first */
1870 switch (alg) {
1871 case IW_ENCODE_ALG_NONE:
1872 priv->wep_is_on = 0;
1873 priv->encryption_level = 0;
1874 priv->pairwise_cipher_suite = CIPHER_SUITE_NONE;
1875 break;
1876 case IW_ENCODE_ALG_WEP:
1877 if (ext->key_len > 5) {
1878 priv->wep_key_len[idx] = 13;
1879 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_128;
1880 priv->encryption_level = 2;
1881 } else if (ext->key_len > 0) {
1882 priv->wep_key_len[idx] = 5;
1883 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_64;
1884 priv->encryption_level = 1;
1885 } else {
1886 return -EINVAL;
1887 }
1888 priv->wep_is_on = 1;
1889 memset(priv->wep_keys[idx], 0, 13);
1890 key_len = min ((int)ext->key_len, priv->wep_key_len[idx]);
1891 memcpy(priv->wep_keys[idx], ext->key, key_len);
1892 break;
1893 default:
9a6301c1
DW
1894 return -EINVAL;
1895 }
9a6301c1
DW
1896 }
1897
1898 return -EINPROGRESS;
1899}
1900
1901static int atmel_get_encodeext(struct net_device *dev,
1902 struct iw_request_info *info,
1903 union iwreq_data *wrqu,
1904 char *extra)
1905{
1906 struct atmel_private *priv = netdev_priv(dev);
1907 struct iw_point *encoding = &wrqu->encoding;
1908 struct iw_encode_ext *ext = (struct iw_encode_ext *)extra;
1909 int idx, max_key_len;
1910
1911 max_key_len = encoding->length - sizeof(*ext);
1912 if (max_key_len < 0)
1913 return -EINVAL;
1914
1915 idx = encoding->flags & IW_ENCODE_INDEX;
1916 if (idx) {
2c706002 1917 if (idx < 1 || idx > 4)
9a6301c1
DW
1918 return -EINVAL;
1919 idx--;
1920 } else
1921 idx = priv->default_key;
1922
1923 encoding->flags = idx + 1;
1924 memset(ext, 0, sizeof(*ext));
5c877fe5 1925
9a6301c1
DW
1926 if (!priv->wep_is_on) {
1927 ext->alg = IW_ENCODE_ALG_NONE;
1928 ext->key_len = 0;
1929 encoding->flags |= IW_ENCODE_DISABLED;
1930 } else {
1931 if (priv->encryption_level > 0)
1932 ext->alg = IW_ENCODE_ALG_WEP;
1933 else
1934 return -EINVAL;
1935
1936 ext->key_len = priv->wep_key_len[idx];
1937 memcpy(ext->key, priv->wep_keys[idx], ext->key_len);
1938 encoding->flags |= IW_ENCODE_ENABLED;
1939 }
1940
1941 return 0;
1942}
1943
1944static int atmel_set_auth(struct net_device *dev,
1945 struct iw_request_info *info,
1946 union iwreq_data *wrqu, char *extra)
1947{
1948 struct atmel_private *priv = netdev_priv(dev);
1949 struct iw_param *param = &wrqu->param;
1950
1951 switch (param->flags & IW_AUTH_INDEX) {
1952 case IW_AUTH_WPA_VERSION:
1953 case IW_AUTH_CIPHER_PAIRWISE:
1954 case IW_AUTH_CIPHER_GROUP:
1955 case IW_AUTH_KEY_MGMT:
1956 case IW_AUTH_RX_UNENCRYPTED_EAPOL:
1957 case IW_AUTH_PRIVACY_INVOKED:
1958 /*
1959 * atmel does not use these parameters
1960 */
1961 break;
1962
1963 case IW_AUTH_DROP_UNENCRYPTED:
1964 priv->exclude_unencrypted = param->value ? 1 : 0;
1965 break;
1966
1967 case IW_AUTH_80211_AUTH_ALG: {
1968 if (param->value & IW_AUTH_ALG_SHARED_KEY) {
1969 priv->exclude_unencrypted = 1;
1970 } else if (param->value & IW_AUTH_ALG_OPEN_SYSTEM) {
1971 priv->exclude_unencrypted = 0;
1972 } else
1973 return -EINVAL;
1974 break;
1975 }
1976
1977 case IW_AUTH_WPA_ENABLED:
1978 /* Silently accept disable of WPA */
1979 if (param->value > 0)
1980 return -EOPNOTSUPP;
1981 break;
1982
1983 default:
1984 return -EOPNOTSUPP;
1985 }
1986 return -EINPROGRESS;
1987}
1988
1989static int atmel_get_auth(struct net_device *dev,
1990 struct iw_request_info *info,
1991 union iwreq_data *wrqu, char *extra)
1992{
1993 struct atmel_private *priv = netdev_priv(dev);
1994 struct iw_param *param = &wrqu->param;
1995
1996 switch (param->flags & IW_AUTH_INDEX) {
1997 case IW_AUTH_DROP_UNENCRYPTED:
1998 param->value = priv->exclude_unencrypted;
1999 break;
2000
2001 case IW_AUTH_80211_AUTH_ALG:
2002 if (priv->exclude_unencrypted == 1)
2003 param->value = IW_AUTH_ALG_SHARED_KEY;
2004 else
2005 param->value = IW_AUTH_ALG_OPEN_SYSTEM;
2006 break;
2007
2008 case IW_AUTH_WPA_ENABLED:
2009 param->value = 0;
2010 break;
2011
2012 default:
2013 return -EOPNOTSUPP;
2014 }
2015 return 0;
2016}
2017
2018
1da177e4
LT
2019static int atmel_get_name(struct net_device *dev,
2020 struct iw_request_info *info,
2021 char *cwrq,
2022 char *extra)
2023{
2024 strcpy(cwrq, "IEEE 802.11-DS");
2025 return 0;
2026}
2027
2028static int atmel_set_rate(struct net_device *dev,
2029 struct iw_request_info *info,
2030 struct iw_param *vwrq,
2031 char *extra)
2032{
2033 struct atmel_private *priv = netdev_priv(dev);
4d791aad 2034
1da177e4
LT
2035 if (vwrq->fixed == 0) {
2036 priv->tx_rate = 3;
2037 priv->auto_tx_rate = 1;
2038 } else {
2039 priv->auto_tx_rate = 0;
4d791aad 2040
1da177e4 2041 /* Which type of value ? */
4d791aad 2042 if ((vwrq->value < 4) && (vwrq->value >= 0)) {
1da177e4 2043 /* Setting by rate index */
4d791aad 2044 priv->tx_rate = vwrq->value;
1da177e4
LT
2045 } else {
2046 /* Setting by frequency value */
2047 switch (vwrq->value) {
8830cb67
JD
2048 case 1000000:
2049 priv->tx_rate = 0;
2050 break;
2051 case 2000000:
2052 priv->tx_rate = 1;
2053 break;
2054 case 5500000:
2055 priv->tx_rate = 2;
2056 break;
2057 case 11000000:
2058 priv->tx_rate = 3;
2059 break;
2060 default:
2061 return -EINVAL;
1da177e4
LT
2062 }
2063 }
2064 }
2065
2066 return -EINPROGRESS;
2067}
2068
2069static int atmel_set_mode(struct net_device *dev,
2070 struct iw_request_info *info,
2071 __u32 *uwrq,
2072 char *extra)
2073{
2074 struct atmel_private *priv = netdev_priv(dev);
2075
2076 if (*uwrq != IW_MODE_ADHOC && *uwrq != IW_MODE_INFRA)
2077 return -EINVAL;
2078
2079 priv->operating_mode = *uwrq;
4d791aad 2080 return -EINPROGRESS;
1da177e4
LT
2081}
2082
2083static int atmel_get_mode(struct net_device *dev,
2084 struct iw_request_info *info,
2085 __u32 *uwrq,
2086 char *extra)
2087{
2088 struct atmel_private *priv = netdev_priv(dev);
4d791aad 2089
1da177e4
LT
2090 *uwrq = priv->operating_mode;
2091 return 0;
2092}
2093
2094static int atmel_get_rate(struct net_device *dev,
2095 struct iw_request_info *info,
2096 struct iw_param *vwrq,
2097 char *extra)
2098{
2099 struct atmel_private *priv = netdev_priv(dev);
2100
2101 if (priv->auto_tx_rate) {
2102 vwrq->fixed = 0;
2103 vwrq->value = 11000000;
2104 } else {
2105 vwrq->fixed = 1;
8830cb67
JD
2106 switch (priv->tx_rate) {
2107 case 0:
2108 vwrq->value = 1000000;
2109 break;
2110 case 1:
2111 vwrq->value = 2000000;
2112 break;
2113 case 2:
2114 vwrq->value = 5500000;
2115 break;
2116 case 3:
2117 vwrq->value = 11000000;
2118 break;
1da177e4
LT
2119 }
2120 }
2121 return 0;
2122}
2123
2124static int atmel_set_power(struct net_device *dev,
2125 struct iw_request_info *info,
2126 struct iw_param *vwrq,
2127 char *extra)
2128{
2129 struct atmel_private *priv = netdev_priv(dev);
2130 priv->power_mode = vwrq->disabled ? 0 : 1;
2131 return -EINPROGRESS;
2132}
2133
2134static int atmel_get_power(struct net_device *dev,
2135 struct iw_request_info *info,
2136 struct iw_param *vwrq,
2137 char *extra)
2138{
2139 struct atmel_private *priv = netdev_priv(dev);
2140 vwrq->disabled = priv->power_mode ? 0 : 1;
2141 vwrq->flags = IW_POWER_ON;
2142 return 0;
2143}
2144
2145static int atmel_set_retry(struct net_device *dev,
2146 struct iw_request_info *info,
2147 struct iw_param *vwrq,
2148 char *extra)
2149{
2150 struct atmel_private *priv = netdev_priv(dev);
4d791aad
CP
2151
2152 if (!vwrq->disabled && (vwrq->flags & IW_RETRY_LIMIT)) {
6a484db4 2153 if (vwrq->flags & IW_RETRY_LONG)
1da177e4 2154 priv->long_retry = vwrq->value;
6a484db4 2155 else if (vwrq->flags & IW_RETRY_SHORT)
1da177e4
LT
2156 priv->short_retry = vwrq->value;
2157 else {
2158 /* No modifier : set both */
2159 priv->long_retry = vwrq->value;
2160 priv->short_retry = vwrq->value;
2161 }
4d791aad 2162 return -EINPROGRESS;
1da177e4 2163 }
4d791aad 2164
1da177e4
LT
2165 return -EINVAL;
2166}
2167
2168static int atmel_get_retry(struct net_device *dev,
2169 struct iw_request_info *info,
2170 struct iw_param *vwrq,
2171 char *extra)
2172{
2173 struct atmel_private *priv = netdev_priv(dev);
2174
2175 vwrq->disabled = 0; /* Can't be disabled */
2176
6a484db4
JT
2177 /* Note : by default, display the short retry number */
2178 if (vwrq->flags & IW_RETRY_LONG) {
2179 vwrq->flags = IW_RETRY_LIMIT | IW_RETRY_LONG;
1da177e4
LT
2180 vwrq->value = priv->long_retry;
2181 } else {
2182 vwrq->flags = IW_RETRY_LIMIT;
2183 vwrq->value = priv->short_retry;
4d791aad 2184 if (priv->long_retry != priv->short_retry)
6a484db4 2185 vwrq->flags |= IW_RETRY_SHORT;
1da177e4
LT
2186 }
2187
2188 return 0;
2189}
2190
2191static int atmel_set_rts(struct net_device *dev,
2192 struct iw_request_info *info,
2193 struct iw_param *vwrq,
2194 char *extra)
2195{
2196 struct atmel_private *priv = netdev_priv(dev);
2197 int rthr = vwrq->value;
2198
4d791aad 2199 if (vwrq->disabled)
1da177e4 2200 rthr = 2347;
4d791aad 2201 if ((rthr < 0) || (rthr > 2347)) {
1da177e4
LT
2202 return -EINVAL;
2203 }
2204 priv->rts_threshold = rthr;
4d791aad 2205
1da177e4
LT
2206 return -EINPROGRESS; /* Call commit handler */
2207}
2208
2209static int atmel_get_rts(struct net_device *dev,
2210 struct iw_request_info *info,
2211 struct iw_param *vwrq,
2212 char *extra)
2213{
2214 struct atmel_private *priv = netdev_priv(dev);
4d791aad 2215
1da177e4
LT
2216 vwrq->value = priv->rts_threshold;
2217 vwrq->disabled = (vwrq->value >= 2347);
2218 vwrq->fixed = 1;
2219
2220 return 0;
2221}
2222
2223static int atmel_set_frag(struct net_device *dev,
2224 struct iw_request_info *info,
2225 struct iw_param *vwrq,
2226 char *extra)
2227{
2228 struct atmel_private *priv = netdev_priv(dev);
2229 int fthr = vwrq->value;
2230
4d791aad 2231 if (vwrq->disabled)
1da177e4 2232 fthr = 2346;
4d791aad 2233 if ((fthr < 256) || (fthr > 2346)) {
1da177e4
LT
2234 return -EINVAL;
2235 }
2236 fthr &= ~0x1; /* Get an even value - is it really needed ??? */
2237 priv->frag_threshold = fthr;
4d791aad 2238
1da177e4
LT
2239 return -EINPROGRESS; /* Call commit handler */
2240}
2241
2242static int atmel_get_frag(struct net_device *dev,
2243 struct iw_request_info *info,
2244 struct iw_param *vwrq,
2245 char *extra)
2246{
2247 struct atmel_private *priv = netdev_priv(dev);
2248
2249 vwrq->value = priv->frag_threshold;
2250 vwrq->disabled = (vwrq->value >= 2346);
2251 vwrq->fixed = 1;
2252
2253 return 0;
2254}
2255
1da177e4
LT
2256static int atmel_set_freq(struct net_device *dev,
2257 struct iw_request_info *info,
2258 struct iw_freq *fwrq,
2259 char *extra)
2260{
2261 struct atmel_private *priv = netdev_priv(dev);
2262 int rc = -EINPROGRESS; /* Call commit handler */
4d791aad 2263
1da177e4 2264 /* If setting by frequency, convert to a channel */
9ee677c2 2265 if (fwrq->e == 1) {
1da177e4 2266 int f = fwrq->m / 100000;
9ee677c2 2267
1da177e4
LT
2268 /* Hack to fall through... */
2269 fwrq->e = 0;
61e5487b 2270 fwrq->m = ieee80211_frequency_to_channel(f);
1da177e4
LT
2271 }
2272 /* Setting by channel number */
d9739a26 2273 if (fwrq->m < 0 || fwrq->m > 1000 || fwrq->e > 0)
1da177e4
LT
2274 rc = -EOPNOTSUPP;
2275 else {
2276 int channel = fwrq->m;
2277 if (atmel_validate_channel(priv, channel) == 0) {
2278 priv->channel = channel;
2279 } else {
2280 rc = -EINVAL;
4d791aad 2281 }
1da177e4
LT
2282 }
2283 return rc;
2284}
2285
2286static int atmel_get_freq(struct net_device *dev,
2287 struct iw_request_info *info,
2288 struct iw_freq *fwrq,
2289 char *extra)
2290{
2291 struct atmel_private *priv = netdev_priv(dev);
2292
2293 fwrq->m = priv->channel;
2294 fwrq->e = 0;
2295 return 0;
2296}
2297
2298static int atmel_set_scan(struct net_device *dev,
2299 struct iw_request_info *info,
9930ccee 2300 struct iw_point *dwrq,
1da177e4
LT
2301 char *extra)
2302{
2303 struct atmel_private *priv = netdev_priv(dev);
2304 unsigned long flags;
2305
2306 /* Note : you may have realised that, as this is a SET operation,
2307 * this is privileged and therefore a normal user can't
2308 * perform scanning.
2309 * This is not an error, while the device perform scanning,
2310 * traffic doesn't flow, so it's a perfect DoS...
2311 * Jean II */
4d791aad 2312
1da177e4
LT
2313 if (priv->station_state == STATION_STATE_DOWN)
2314 return -EAGAIN;
2315
2316 /* Timeout old surveys. */
6e33e30d 2317 if (time_after(jiffies, priv->last_survey + 20 * HZ))
1da177e4
LT
2318 priv->site_survey_state = SITE_SURVEY_IDLE;
2319 priv->last_survey = jiffies;
2320
2321 /* Initiate a scan command */
2322 if (priv->site_survey_state == SITE_SURVEY_IN_PROGRESS)
2323 return -EBUSY;
4d791aad 2324
1da177e4
LT
2325 del_timer_sync(&priv->management_timer);
2326 spin_lock_irqsave(&priv->irqlock, flags);
4d791aad 2327
1da177e4
LT
2328 priv->site_survey_state = SITE_SURVEY_IN_PROGRESS;
2329 priv->fast_scan = 0;
2330 atmel_scan(priv, 0);
2331 spin_unlock_irqrestore(&priv->irqlock, flags);
4d791aad 2332
1da177e4
LT
2333 return 0;
2334}
2335
2336static int atmel_get_scan(struct net_device *dev,
2337 struct iw_request_info *info,
2338 struct iw_point *dwrq,
2339 char *extra)
2340{
2341 struct atmel_private *priv = netdev_priv(dev);
2342 int i;
2343 char *current_ev = extra;
2344 struct iw_event iwe;
4d791aad 2345
1da177e4
LT
2346 if (priv->site_survey_state != SITE_SURVEY_COMPLETED)
2347 return -EAGAIN;
4d791aad
CP
2348
2349 for (i = 0; i < priv->BSS_list_entries; i++) {
1da177e4
LT
2350 iwe.cmd = SIOCGIWAP;
2351 iwe.u.ap_addr.sa_family = ARPHRD_ETHER;
d458cdf7 2352 memcpy(iwe.u.ap_addr.sa_data, priv->BSSinfo[i].BSSID, ETH_ALEN);
ccc58057
DM
2353 current_ev = iwe_stream_add_event(info, current_ev,
2354 extra + IW_SCAN_MAX_DATA,
2355 &iwe, IW_EV_ADDR_LEN);
1da177e4
LT
2356
2357 iwe.u.data.length = priv->BSSinfo[i].SSIDsize;
2358 if (iwe.u.data.length > 32)
2359 iwe.u.data.length = 32;
2360 iwe.cmd = SIOCGIWESSID;
2361 iwe.u.data.flags = 1;
ccc58057
DM
2362 current_ev = iwe_stream_add_point(info, current_ev,
2363 extra + IW_SCAN_MAX_DATA,
2364 &iwe, priv->BSSinfo[i].SSID);
4d791aad 2365
1da177e4
LT
2366 iwe.cmd = SIOCGIWMODE;
2367 iwe.u.mode = priv->BSSinfo[i].BSStype;
ccc58057
DM
2368 current_ev = iwe_stream_add_event(info, current_ev,
2369 extra + IW_SCAN_MAX_DATA,
2370 &iwe, IW_EV_UINT_LEN);
4d791aad 2371
1da177e4
LT
2372 iwe.cmd = SIOCGIWFREQ;
2373 iwe.u.freq.m = priv->BSSinfo[i].channel;
2374 iwe.u.freq.e = 0;
ccc58057
DM
2375 current_ev = iwe_stream_add_event(info, current_ev,
2376 extra + IW_SCAN_MAX_DATA,
2377 &iwe, IW_EV_FREQ_LEN);
4d791aad 2378
3b31dc32
HK
2379 /* Add quality statistics */
2380 iwe.cmd = IWEVQUAL;
2381 iwe.u.qual.level = priv->BSSinfo[i].RSSI;
2382 iwe.u.qual.qual = iwe.u.qual.level;
2383 /* iwe.u.qual.noise = SOMETHING */
ccc58057
DM
2384 current_ev = iwe_stream_add_event(info, current_ev,
2385 extra + IW_SCAN_MAX_DATA,
2386 &iwe, IW_EV_QUAL_LEN);
3b31dc32
HK
2387
2388
1da177e4
LT
2389 iwe.cmd = SIOCGIWENCODE;
2390 if (priv->BSSinfo[i].UsingWEP)
2391 iwe.u.data.flags = IW_ENCODE_ENABLED | IW_ENCODE_NOKEY;
2392 else
2393 iwe.u.data.flags = IW_ENCODE_DISABLED;
2394 iwe.u.data.length = 0;
ccc58057
DM
2395 current_ev = iwe_stream_add_point(info, current_ev,
2396 extra + IW_SCAN_MAX_DATA,
2397 &iwe, NULL);
1da177e4
LT
2398 }
2399
2400 /* Length of data */
2401 dwrq->length = (current_ev - extra);
4d791aad
CP
2402 dwrq->flags = 0;
2403
1da177e4
LT
2404 return 0;
2405}
2406
2407static int atmel_get_range(struct net_device *dev,
2408 struct iw_request_info *info,
2409 struct iw_point *dwrq,
2410 char *extra)
2411{
2412 struct atmel_private *priv = netdev_priv(dev);
2413 struct iw_range *range = (struct iw_range *) extra;
4d791aad 2414 int k, i, j;
1da177e4
LT
2415
2416 dwrq->length = sizeof(struct iw_range);
f36be621 2417 memset(range, 0, sizeof(struct iw_range));
1da177e4
LT
2418 range->min_nwid = 0x0000;
2419 range->max_nwid = 0x0000;
2420 range->num_channels = 0;
b4341135 2421 for (j = 0; j < ARRAY_SIZE(channel_table); j++)
1da177e4
LT
2422 if (priv->reg_domain == channel_table[j].reg_domain) {
2423 range->num_channels = channel_table[j].max - channel_table[j].min + 1;
2424 break;
2425 }
2426 if (range->num_channels != 0) {
4d791aad 2427 for (k = 0, i = channel_table[j].min; i <= channel_table[j].max; i++) {
1da177e4 2428 range->freq[k].i = i; /* List index */
9ee677c2
DK
2429
2430 /* Values in MHz -> * 10^5 * 10 */
61e5487b 2431 range->freq[k].m = 100000 *
57fbcce3 2432 ieee80211_channel_to_frequency(i, NL80211_BAND_2GHZ);
9ee677c2 2433 range->freq[k++].e = 1;
1da177e4
LT
2434 }
2435 range->num_frequency = k;
2436 }
4d791aad 2437
1da177e4
LT
2438 range->max_qual.qual = 100;
2439 range->max_qual.level = 100;
2440 range->max_qual.noise = 0;
2441 range->max_qual.updated = IW_QUAL_NOISE_INVALID;
2442
2443 range->avg_qual.qual = 50;
2444 range->avg_qual.level = 50;
2445 range->avg_qual.noise = 0;
2446 range->avg_qual.updated = IW_QUAL_NOISE_INVALID;
2447
2448 range->sensitivity = 0;
2449
2450 range->bitrate[0] = 1000000;
2451 range->bitrate[1] = 2000000;
2452 range->bitrate[2] = 5500000;
2453 range->bitrate[3] = 11000000;
2454 range->num_bitrates = 4;
2455
2456 range->min_rts = 0;
2457 range->max_rts = 2347;
2458 range->min_frag = 256;
2459 range->max_frag = 2346;
2460
2461 range->encoding_size[0] = 5;
2462 range->encoding_size[1] = 13;
2463 range->num_encoding_sizes = 2;
2464 range->max_encoding_tokens = 4;
4d791aad 2465
1da177e4
LT
2466 range->pmp_flags = IW_POWER_ON;
2467 range->pmt_flags = IW_POWER_ON;
2468 range->pm_capa = 0;
4d791aad 2469
1da177e4
LT
2470 range->we_version_source = WIRELESS_EXT;
2471 range->we_version_compiled = WIRELESS_EXT;
2472 range->retry_capa = IW_RETRY_LIMIT ;
2473 range->retry_flags = IW_RETRY_LIMIT;
2474 range->r_time_flags = 0;
2475 range->min_retry = 1;
2476 range->max_retry = 65535;
2477
2478 return 0;
2479}
2480
2481static int atmel_set_wap(struct net_device *dev,
2482 struct iw_request_info *info,
2483 struct sockaddr *awrq,
2484 char *extra)
2485{
2486 struct atmel_private *priv = netdev_priv(dev);
2487 int i;
9a6301c1
DW
2488 static const u8 any[] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
2489 static const u8 off[] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
1da177e4
LT
2490 unsigned long flags;
2491
2492 if (awrq->sa_family != ARPHRD_ETHER)
2493 return -EINVAL;
4d791aad 2494
9a6301c1
DW
2495 if (!memcmp(any, awrq->sa_data, 6) ||
2496 !memcmp(off, awrq->sa_data, 6)) {
1da177e4
LT
2497 del_timer_sync(&priv->management_timer);
2498 spin_lock_irqsave(&priv->irqlock, flags);
2499 atmel_scan(priv, 1);
2500 spin_unlock_irqrestore(&priv->irqlock, flags);
2501 return 0;
2502 }
4d791aad
CP
2503
2504 for (i = 0; i < priv->BSS_list_entries; i++) {
1da177e4
LT
2505 if (memcmp(priv->BSSinfo[i].BSSID, awrq->sa_data, 6) == 0) {
2506 if (!priv->wep_is_on && priv->BSSinfo[i].UsingWEP) {
2507 return -EINVAL;
2508 } else if (priv->wep_is_on && !priv->BSSinfo[i].UsingWEP) {
2509 return -EINVAL;
2510 } else {
2511 del_timer_sync(&priv->management_timer);
2512 spin_lock_irqsave(&priv->irqlock, flags);
2513 atmel_join_bss(priv, i);
2514 spin_unlock_irqrestore(&priv->irqlock, flags);
2515 return 0;
2516 }
2517 }
2518 }
4d791aad 2519
1da177e4
LT
2520 return -EINVAL;
2521}
4d791aad 2522
1da177e4
LT
2523static int atmel_config_commit(struct net_device *dev,
2524 struct iw_request_info *info, /* NULL */
2525 void *zwrq, /* NULL */
2526 char *extra) /* NULL */
2527{
2528 return atmel_open(dev);
2529}
2530
4d791aad 2531static const iw_handler atmel_handler[] =
1da177e4
LT
2532{
2533 (iw_handler) atmel_config_commit, /* SIOCSIWCOMMIT */
4d791aad 2534 (iw_handler) atmel_get_name, /* SIOCGIWNAME */
1da177e4
LT
2535 (iw_handler) NULL, /* SIOCSIWNWID */
2536 (iw_handler) NULL, /* SIOCGIWNWID */
2537 (iw_handler) atmel_set_freq, /* SIOCSIWFREQ */
2538 (iw_handler) atmel_get_freq, /* SIOCGIWFREQ */
2539 (iw_handler) atmel_set_mode, /* SIOCSIWMODE */
2540 (iw_handler) atmel_get_mode, /* SIOCGIWMODE */
4d791aad
CP
2541 (iw_handler) NULL, /* SIOCSIWSENS */
2542 (iw_handler) NULL, /* SIOCGIWSENS */
1da177e4
LT
2543 (iw_handler) NULL, /* SIOCSIWRANGE */
2544 (iw_handler) atmel_get_range, /* SIOCGIWRANGE */
2545 (iw_handler) NULL, /* SIOCSIWPRIV */
2546 (iw_handler) NULL, /* SIOCGIWPRIV */
2547 (iw_handler) NULL, /* SIOCSIWSTATS */
2548 (iw_handler) NULL, /* SIOCGIWSTATS */
2549 (iw_handler) NULL, /* SIOCSIWSPY */
2550 (iw_handler) NULL, /* SIOCGIWSPY */
2551 (iw_handler) NULL, /* -- hole -- */
2552 (iw_handler) NULL, /* -- hole -- */
2553 (iw_handler) atmel_set_wap, /* SIOCSIWAP */
2554 (iw_handler) atmel_get_wap, /* SIOCGIWAP */
2555 (iw_handler) NULL, /* -- hole -- */
4d791aad 2556 (iw_handler) NULL, /* SIOCGIWAPLIST */
1da177e4
LT
2557 (iw_handler) atmel_set_scan, /* SIOCSIWSCAN */
2558 (iw_handler) atmel_get_scan, /* SIOCGIWSCAN */
2559 (iw_handler) atmel_set_essid, /* SIOCSIWESSID */
2560 (iw_handler) atmel_get_essid, /* SIOCGIWESSID */
4d791aad
CP
2561 (iw_handler) NULL, /* SIOCSIWNICKN */
2562 (iw_handler) NULL, /* SIOCGIWNICKN */
1da177e4
LT
2563 (iw_handler) NULL, /* -- hole -- */
2564 (iw_handler) NULL, /* -- hole -- */
2565 (iw_handler) atmel_set_rate, /* SIOCSIWRATE */
2566 (iw_handler) atmel_get_rate, /* SIOCGIWRATE */
2567 (iw_handler) atmel_set_rts, /* SIOCSIWRTS */
2568 (iw_handler) atmel_get_rts, /* SIOCGIWRTS */
2569 (iw_handler) atmel_set_frag, /* SIOCSIWFRAG */
2570 (iw_handler) atmel_get_frag, /* SIOCGIWFRAG */
4d791aad
CP
2571 (iw_handler) NULL, /* SIOCSIWTXPOW */
2572 (iw_handler) NULL, /* SIOCGIWTXPOW */
1da177e4
LT
2573 (iw_handler) atmel_set_retry, /* SIOCSIWRETRY */
2574 (iw_handler) atmel_get_retry, /* SIOCGIWRETRY */
2575 (iw_handler) atmel_set_encode, /* SIOCSIWENCODE */
2576 (iw_handler) atmel_get_encode, /* SIOCGIWENCODE */
2577 (iw_handler) atmel_set_power, /* SIOCSIWPOWER */
2578 (iw_handler) atmel_get_power, /* SIOCGIWPOWER */
9a6301c1
DW
2579 (iw_handler) NULL, /* -- hole -- */
2580 (iw_handler) NULL, /* -- hole -- */
2581 (iw_handler) NULL, /* SIOCSIWGENIE */
2582 (iw_handler) NULL, /* SIOCGIWGENIE */
2583 (iw_handler) atmel_set_auth, /* SIOCSIWAUTH */
2584 (iw_handler) atmel_get_auth, /* SIOCGIWAUTH */
2585 (iw_handler) atmel_set_encodeext, /* SIOCSIWENCODEEXT */
2586 (iw_handler) atmel_get_encodeext, /* SIOCGIWENCODEEXT */
2587 (iw_handler) NULL, /* SIOCSIWPMKSA */
1da177e4
LT
2588};
2589
4d791aad 2590static const iw_handler atmel_private_handler[] =
1da177e4
LT
2591{
2592 NULL, /* SIOCIWFIRSTPRIV */
2593};
2594
f0db82a5 2595struct atmel_priv_ioctl {
1da177e4 2596 char id[32];
4d791aad
CP
2597 unsigned char __user *data;
2598 unsigned short len;
f0db82a5 2599};
1da177e4 2600
4d791aad
CP
2601#define ATMELFWL SIOCIWFIRSTPRIV
2602#define ATMELIDIFC ATMELFWL + 1
2603#define ATMELRD ATMELFWL + 2
2604#define ATMELMAGIC 0x51807
1da177e4
LT
2605#define REGDOMAINSZ 20
2606
2607static const struct iw_priv_args atmel_private_args[] = {
4d791aad
CP
2608 {
2609 .cmd = ATMELFWL,
2610 .set_args = IW_PRIV_TYPE_BYTE
2611 | IW_PRIV_SIZE_FIXED
f0db82a5 2612 | sizeof(struct atmel_priv_ioctl),
4d791aad
CP
2613 .get_args = IW_PRIV_TYPE_NONE,
2614 .name = "atmelfwl"
2615 }, {
2616 .cmd = ATMELIDIFC,
2617 .set_args = IW_PRIV_TYPE_NONE,
2618 .get_args = IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 1,
2619 .name = "atmelidifc"
2620 }, {
2621 .cmd = ATMELRD,
2622 .set_args = IW_PRIV_TYPE_CHAR | REGDOMAINSZ,
2623 .get_args = IW_PRIV_TYPE_NONE,
2624 .name = "regdomain"
2625 },
1da177e4
LT
2626};
2627
8830cb67 2628static const struct iw_handler_def atmel_handler_def = {
b4341135
DT
2629 .num_standard = ARRAY_SIZE(atmel_handler),
2630 .num_private = ARRAY_SIZE(atmel_private_handler),
2631 .num_private_args = ARRAY_SIZE(atmel_private_args),
1da177e4 2632 .standard = (iw_handler *) atmel_handler,
4d791aad 2633 .private = (iw_handler *) atmel_private_handler,
72f98d38
JT
2634 .private_args = (struct iw_priv_args *) atmel_private_args,
2635 .get_wireless_stats = atmel_get_wireless_stats
1da177e4
LT
2636};
2637
2638static int atmel_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2639{
2640 int i, rc = 0;
2641 struct atmel_private *priv = netdev_priv(dev);
f0db82a5 2642 struct atmel_priv_ioctl com;
1da177e4
LT
2643 struct iwreq *wrq = (struct iwreq *) rq;
2644 unsigned char *new_firmware;
4d791aad 2645 char domain[REGDOMAINSZ + 1];
1da177e4
LT
2646
2647 switch (cmd) {
1da177e4 2648 case ATMELIDIFC:
4d791aad 2649 wrq->u.param.value = ATMELMAGIC;
1da177e4 2650 break;
4d791aad 2651
1da177e4
LT
2652 case ATMELFWL:
2653 if (copy_from_user(&com, rq->ifr_data, sizeof(com))) {
2654 rc = -EFAULT;
2655 break;
2656 }
2657
2658 if (!capable(CAP_NET_ADMIN)) {
2659 rc = -EPERM;
2660 break;
2661 }
2662
2663 if (!(new_firmware = kmalloc(com.len, GFP_KERNEL))) {
2664 rc = -ENOMEM;
2665 break;
2666 }
2667
2668 if (copy_from_user(new_firmware, com.data, com.len)) {
2669 kfree(new_firmware);
2670 rc = -EFAULT;
2671 break;
2672 }
2673
b4558ea9 2674 kfree(priv->firmware);
4d791aad 2675
1da177e4
LT
2676 priv->firmware = new_firmware;
2677 priv->firmware_length = com.len;
2678 strncpy(priv->firmware_id, com.id, 31);
2679 priv->firmware_id[31] = '\0';
2680 break;
2681
2682 case ATMELRD:
2683 if (copy_from_user(domain, rq->ifr_data, REGDOMAINSZ)) {
2684 rc = -EFAULT;
2685 break;
2686 }
4d791aad 2687
1da177e4
LT
2688 if (!capable(CAP_NET_ADMIN)) {
2689 rc = -EPERM;
2690 break;
2691 }
2692
2693 domain[REGDOMAINSZ] = 0;
2694 rc = -EINVAL;
b4341135 2695 for (i = 0; i < ARRAY_SIZE(channel_table); i++) {
908414af 2696 if (!strcasecmp(channel_table[i].name, domain)) {
1da177e4
LT
2697 priv->config_reg_domain = channel_table[i].reg_domain;
2698 rc = 0;
2699 }
2700 }
4d791aad 2701
1da177e4
LT
2702 if (rc == 0 && priv->station_state != STATION_STATE_DOWN)
2703 rc = atmel_open(dev);
2704 break;
4d791aad 2705
1da177e4
LT
2706 default:
2707 rc = -EOPNOTSUPP;
2708 }
4d791aad 2709
1da177e4
LT
2710 return rc;
2711}
2712
2713struct auth_body {
0e5ce1f3
AV
2714 __le16 alg;
2715 __le16 trans_seq;
2716 __le16 status;
1da177e4
LT
2717 u8 el_id;
2718 u8 chall_text_len;
2719 u8 chall_text[253];
4d791aad 2720};
1da177e4
LT
2721
2722static void atmel_enter_state(struct atmel_private *priv, int new_state)
2723{
2724 int old_state = priv->station_state;
4d791aad 2725
1da177e4
LT
2726 if (new_state == old_state)
2727 return;
4d791aad 2728
1da177e4 2729 priv->station_state = new_state;
4d791aad 2730
1da177e4
LT
2731 if (new_state == STATION_STATE_READY) {
2732 netif_start_queue(priv->dev);
2733 netif_carrier_on(priv->dev);
2734 }
2735
2736 if (old_state == STATION_STATE_READY) {
2737 netif_carrier_off(priv->dev);
2738 if (netif_running(priv->dev))
2739 netif_stop_queue(priv->dev);
2740 priv->last_beacon_timestamp = 0;
2741 }
2742}
2743
2744static void atmel_scan(struct atmel_private *priv, int specific_ssid)
2745{
2746 struct {
d458cdf7 2747 u8 BSSID[ETH_ALEN];
1da177e4
LT
2748 u8 SSID[MAX_SSID_LENGTH];
2749 u8 scan_type;
2750 u8 channel;
0e5ce1f3
AV
2751 __le16 BSS_type;
2752 __le16 min_channel_time;
2753 __le16 max_channel_time;
1da177e4
LT
2754 u8 options;
2755 u8 SSID_size;
2756 } cmd;
4d791aad 2757
93803b33 2758 eth_broadcast_addr(cmd.BSSID);
1da177e4
LT
2759
2760 if (priv->fast_scan) {
2761 cmd.SSID_size = priv->SSID_size;
2762 memcpy(cmd.SSID, priv->SSID, priv->SSID_size);
2763 cmd.min_channel_time = cpu_to_le16(10);
2764 cmd.max_channel_time = cpu_to_le16(50);
2765 } else {
2766 priv->BSS_list_entries = 0;
2767 cmd.SSID_size = 0;
2768 cmd.min_channel_time = cpu_to_le16(10);
2769 cmd.max_channel_time = cpu_to_le16(120);
2770 }
4d791aad 2771
1da177e4 2772 cmd.options = 0;
4d791aad 2773
1da177e4
LT
2774 if (!specific_ssid)
2775 cmd.options |= SCAN_OPTIONS_SITE_SURVEY;
4d791aad
CP
2776
2777 cmd.channel = (priv->channel & 0x7f);
1da177e4 2778 cmd.scan_type = SCAN_TYPE_ACTIVE;
4d791aad 2779 cmd.BSS_type = cpu_to_le16(priv->operating_mode == IW_MODE_ADHOC ?
1da177e4 2780 BSS_TYPE_AD_HOC : BSS_TYPE_INFRASTRUCTURE);
4d791aad 2781
1da177e4
LT
2782 atmel_send_command(priv, CMD_Scan, &cmd, sizeof(cmd));
2783
2784 /* This must come after all hardware access to avoid being messed up
2785 by stuff happening in interrupt context after we leave STATE_DOWN */
2786 atmel_enter_state(priv, STATION_STATE_SCANNING);
2787}
2788
2789static void join(struct atmel_private *priv, int type)
2790{
2791 struct {
2792 u8 BSSID[6];
2793 u8 SSID[MAX_SSID_LENGTH];
2794 u8 BSS_type; /* this is a short in a scan command - weird */
2795 u8 channel;
0e5ce1f3 2796 __le16 timeout;
1da177e4
LT
2797 u8 SSID_size;
2798 u8 reserved;
2799 } cmd;
2800
2801 cmd.SSID_size = priv->SSID_size;
2802 memcpy(cmd.SSID, priv->SSID, priv->SSID_size);
d458cdf7 2803 memcpy(cmd.BSSID, priv->CurrentBSSID, ETH_ALEN);
1da177e4
LT
2804 cmd.channel = (priv->channel & 0x7f);
2805 cmd.BSS_type = type;
2806 cmd.timeout = cpu_to_le16(2000);
2807
4d791aad 2808 atmel_send_command(priv, CMD_Join, &cmd, sizeof(cmd));
1da177e4
LT
2809}
2810
1da177e4
LT
2811static void start(struct atmel_private *priv, int type)
2812{
2813 struct {
2814 u8 BSSID[6];
2815 u8 SSID[MAX_SSID_LENGTH];
4d791aad 2816 u8 BSS_type;
1da177e4
LT
2817 u8 channel;
2818 u8 SSID_size;
2819 u8 reserved[3];
2820 } cmd;
2821
2822 cmd.SSID_size = priv->SSID_size;
2823 memcpy(cmd.SSID, priv->SSID, priv->SSID_size);
d458cdf7 2824 memcpy(cmd.BSSID, priv->BSSID, ETH_ALEN);
1da177e4
LT
2825 cmd.BSS_type = type;
2826 cmd.channel = (priv->channel & 0x7f);
2827
4d791aad 2828 atmel_send_command(priv, CMD_Start, &cmd, sizeof(cmd));
1da177e4
LT
2829}
2830
4d791aad
CP
2831static void handle_beacon_probe(struct atmel_private *priv, u16 capability,
2832 u8 channel)
1da177e4
LT
2833{
2834 int rejoin = 0;
2c706002 2835 int new = capability & WLAN_CAPABILITY_SHORT_PREAMBLE ?
1da177e4
LT
2836 SHORT_PREAMBLE : LONG_PREAMBLE;
2837
2838 if (priv->preamble != new) {
2839 priv->preamble = new;
2840 rejoin = 1;
2841 atmel_set_mib8(priv, Local_Mib_Type, LOCAL_MIB_PREAMBLE_TYPE, new);
2842 }
4d791aad 2843
1da177e4
LT
2844 if (priv->channel != channel) {
2845 priv->channel = channel;
2846 rejoin = 1;
2847 atmel_set_mib8(priv, Phy_Mib_Type, PHY_MIB_CHANNEL_POS, channel);
2848 }
4d791aad 2849
1da177e4
LT
2850 if (rejoin) {
2851 priv->station_is_associated = 0;
2852 atmel_enter_state(priv, STATION_STATE_JOINNING);
4d791aad 2853
1da177e4
LT
2854 if (priv->operating_mode == IW_MODE_INFRA)
2855 join(priv, BSS_TYPE_INFRASTRUCTURE);
4d791aad 2856 else
1da177e4 2857 join(priv, BSS_TYPE_AD_HOC);
4d791aad 2858 }
1da177e4
LT
2859}
2860
4d791aad
CP
2861static void send_authentication_request(struct atmel_private *priv, u16 system,
2862 u8 *challenge, int challenge_len)
1da177e4 2863{
2c706002 2864 struct ieee80211_hdr header;
1da177e4 2865 struct auth_body auth;
4d791aad 2866
2c706002 2867 header.frame_control = cpu_to_le16(IEEE80211_FTYPE_MGMT | IEEE80211_STYPE_AUTH);
4d791aad 2868 header.duration_id = cpu_to_le16(0x8000);
2c706002 2869 header.seq_ctrl = 0;
d458cdf7
JP
2870 memcpy(header.addr1, priv->CurrentBSSID, ETH_ALEN);
2871 memcpy(header.addr2, priv->dev->dev_addr, ETH_ALEN);
2872 memcpy(header.addr3, priv->CurrentBSSID, ETH_ALEN);
4d791aad
CP
2873
2874 if (priv->wep_is_on && priv->CurrentAuthentTransactionSeqNum != 1)
1da177e4 2875 /* no WEP for authentication frames with TrSeqNo 1 */
8830cb67 2876 header.frame_control |= cpu_to_le16(IEEE80211_FCTL_PROTECTED);
4d791aad
CP
2877
2878 auth.alg = cpu_to_le16(system);
1da177e4
LT
2879
2880 auth.status = 0;
2881 auth.trans_seq = cpu_to_le16(priv->CurrentAuthentTransactionSeqNum);
4d791aad 2882 priv->ExpectedAuthentTransactionSeqNum = priv->CurrentAuthentTransactionSeqNum+1;
1da177e4 2883 priv->CurrentAuthentTransactionSeqNum += 2;
4d791aad 2884
1da177e4
LT
2885 if (challenge_len != 0) {
2886 auth.el_id = 16; /* challenge_text */
2887 auth.chall_text_len = challenge_len;
2888 memcpy(auth.chall_text, challenge, challenge_len);
2889 atmel_transmit_management_frame(priv, &header, (u8 *)&auth, 8 + challenge_len);
2890 } else {
2891 atmel_transmit_management_frame(priv, &header, (u8 *)&auth, 6);
2892 }
2893}
2894
2895static void send_association_request(struct atmel_private *priv, int is_reassoc)
2896{
2897 u8 *ssid_el_p;
2898 int bodysize;
2c706002 2899 struct ieee80211_hdr header;
1da177e4 2900 struct ass_req_format {
0e5ce1f3
AV
2901 __le16 capability;
2902 __le16 listen_interval;
d458cdf7 2903 u8 ap[ETH_ALEN]; /* nothing after here directly accessible */
1da177e4
LT
2904 u8 ssid_el_id;
2905 u8 ssid_len;
2906 u8 ssid[MAX_SSID_LENGTH];
2907 u8 sup_rates_el_id;
2908 u8 sup_rates_len;
2909 u8 rates[4];
2910 } body;
4d791aad 2911
2c706002 2912 header.frame_control = cpu_to_le16(IEEE80211_FTYPE_MGMT |
b453872c 2913 (is_reassoc ? IEEE80211_STYPE_REASSOC_REQ : IEEE80211_STYPE_ASSOC_REQ));
1da177e4 2914 header.duration_id = cpu_to_le16(0x8000);
2c706002 2915 header.seq_ctrl = 0;
1da177e4 2916
d458cdf7
JP
2917 memcpy(header.addr1, priv->CurrentBSSID, ETH_ALEN);
2918 memcpy(header.addr2, priv->dev->dev_addr, ETH_ALEN);
2919 memcpy(header.addr3, priv->CurrentBSSID, ETH_ALEN);
1da177e4 2920
4861dd79 2921 body.capability = cpu_to_le16(WLAN_CAPABILITY_ESS);
1da177e4 2922 if (priv->wep_is_on)
4861dd79 2923 body.capability |= cpu_to_le16(WLAN_CAPABILITY_PRIVACY);
1da177e4 2924 if (priv->preamble == SHORT_PREAMBLE)
2c706002 2925 body.capability |= cpu_to_le16(WLAN_CAPABILITY_SHORT_PREAMBLE);
1da177e4
LT
2926
2927 body.listen_interval = cpu_to_le16(priv->listen_interval * priv->beacon_period);
4d791aad 2928
1da177e4
LT
2929 /* current AP address - only in reassoc frame */
2930 if (is_reassoc) {
d458cdf7 2931 memcpy(body.ap, priv->CurrentBSSID, ETH_ALEN);
2c208890 2932 ssid_el_p = &body.ssid_el_id;
1da177e4
LT
2933 bodysize = 18 + priv->SSID_size;
2934 } else {
2c208890 2935 ssid_el_p = &body.ap[0];
1da177e4
LT
2936 bodysize = 12 + priv->SSID_size;
2937 }
4d791aad 2938
2c706002 2939 ssid_el_p[0] = WLAN_EID_SSID;
1da177e4
LT
2940 ssid_el_p[1] = priv->SSID_size;
2941 memcpy(ssid_el_p + 2, priv->SSID, priv->SSID_size);
2c706002 2942 ssid_el_p[2 + priv->SSID_size] = WLAN_EID_SUPP_RATES;
02582e9b 2943 ssid_el_p[3 + priv->SSID_size] = 4; /* len of supported rates */
1da177e4
LT
2944 memcpy(ssid_el_p + 4 + priv->SSID_size, atmel_basic_rates, 4);
2945
2946 atmel_transmit_management_frame(priv, &header, (void *)&body, bodysize);
2947}
2948
4d791aad 2949static int is_frame_from_current_bss(struct atmel_private *priv,
2c706002 2950 struct ieee80211_hdr *header)
1da177e4 2951{
2c706002 2952 if (le16_to_cpu(header->frame_control) & IEEE80211_FCTL_FROMDS)
1da177e4
LT
2953 return memcmp(header->addr3, priv->CurrentBSSID, 6) == 0;
2954 else
2955 return memcmp(header->addr2, priv->CurrentBSSID, 6) == 0;
2956}
2957
2958static int retrieve_bss(struct atmel_private *priv)
2959{
2960 int i;
2961 int max_rssi = -128;
2962 int max_index = -1;
4d791aad 2963
1da177e4
LT
2964 if (priv->BSS_list_entries == 0)
2965 return -1;
4d791aad 2966
1da177e4 2967 if (priv->connect_to_any_BSS) {
4d791aad
CP
2968 /* Select a BSS with the max-RSSI but of the same type and of
2969 the same WEP mode and that it is not marked as 'bad' (i.e.
2970 we had previously failed to connect to this BSS with the
2971 settings that we currently use) */
1da177e4 2972 priv->current_BSS = 0;
4d791aad 2973 for (i = 0; i < priv->BSS_list_entries; i++) {
1da177e4 2974 if (priv->operating_mode == priv->BSSinfo[i].BSStype &&
4d791aad 2975 ((!priv->wep_is_on && !priv->BSSinfo[i].UsingWEP) ||
1da177e4
LT
2976 (priv->wep_is_on && priv->BSSinfo[i].UsingWEP)) &&
2977 !(priv->BSSinfo[i].channel & 0x80)) {
2978 max_rssi = priv->BSSinfo[i].RSSI;
2979 priv->current_BSS = max_index = i;
2980 }
1da177e4
LT
2981 }
2982 return max_index;
2983 }
4d791aad
CP
2984
2985 for (i = 0; i < priv->BSS_list_entries; i++) {
1da177e4
LT
2986 if (priv->SSID_size == priv->BSSinfo[i].SSIDsize &&
2987 memcmp(priv->SSID, priv->BSSinfo[i].SSID, priv->SSID_size) == 0 &&
2988 priv->operating_mode == priv->BSSinfo[i].BSStype &&
2989 atmel_validate_channel(priv, priv->BSSinfo[i].channel) == 0) {
2990 if (priv->BSSinfo[i].RSSI >= max_rssi) {
2991 max_rssi = priv->BSSinfo[i].RSSI;
2992 max_index = i;
2993 }
2994 }
2995 }
2996 return max_index;
2997}
2998
4d791aad 2999static void store_bss_info(struct atmel_private *priv,
2c706002 3000 struct ieee80211_hdr *header, u16 capability,
4d791aad
CP
3001 u16 beacon_period, u8 channel, u8 rssi, u8 ssid_len,
3002 u8 *ssid, int is_beacon)
1da177e4 3003{
4861dd79 3004 u8 *bss = capability & WLAN_CAPABILITY_ESS ? header->addr2 : header->addr3;
1da177e4 3005 int i, index;
4d791aad
CP
3006
3007 for (index = -1, i = 0; i < priv->BSS_list_entries; i++)
d458cdf7 3008 if (memcmp(bss, priv->BSSinfo[i].BSSID, ETH_ALEN) == 0)
1da177e4
LT
3009 index = i;
3010
8830cb67 3011 /* If we process a probe and an entry from this BSS exists
1da177e4
LT
3012 we will update the BSS entry with the info from this BSS.
3013 If we process a beacon we will only update RSSI */
3014
3015 if (index == -1) {
3016 if (priv->BSS_list_entries == MAX_BSS_ENTRIES)
3017 return;
3018 index = priv->BSS_list_entries++;
d458cdf7 3019 memcpy(priv->BSSinfo[index].BSSID, bss, ETH_ALEN);
1da177e4
LT
3020 priv->BSSinfo[index].RSSI = rssi;
3021 } else {
3022 if (rssi > priv->BSSinfo[index].RSSI)
3023 priv->BSSinfo[index].RSSI = rssi;
3024 if (is_beacon)
3025 return;
3026 }
3027
3028 priv->BSSinfo[index].channel = channel;
3029 priv->BSSinfo[index].beacon_period = beacon_period;
4861dd79 3030 priv->BSSinfo[index].UsingWEP = capability & WLAN_CAPABILITY_PRIVACY;
1da177e4
LT
3031 memcpy(priv->BSSinfo[index].SSID, ssid, ssid_len);
3032 priv->BSSinfo[index].SSIDsize = ssid_len;
3033
4861dd79 3034 if (capability & WLAN_CAPABILITY_IBSS)
1da177e4 3035 priv->BSSinfo[index].BSStype = IW_MODE_ADHOC;
4861dd79 3036 else if (capability & WLAN_CAPABILITY_ESS)
8830cb67 3037 priv->BSSinfo[index].BSStype = IW_MODE_INFRA;
4d791aad 3038
2c706002 3039 priv->BSSinfo[index].preamble = capability & WLAN_CAPABILITY_SHORT_PREAMBLE ?
1da177e4
LT
3040 SHORT_PREAMBLE : LONG_PREAMBLE;
3041}
3042
3043static void authenticate(struct atmel_private *priv, u16 frame_len)
3044{
3045 struct auth_body *auth = (struct auth_body *)priv->rx_buf;
3046 u16 status = le16_to_cpu(auth->status);
3047 u16 trans_seq_no = le16_to_cpu(auth->trans_seq);
b16a228d 3048 u16 system = le16_to_cpu(auth->alg);
4d791aad 3049
4861dd79 3050 if (status == WLAN_STATUS_SUCCESS && !priv->wep_is_on) {
1da177e4
LT
3051 /* no WEP */
3052 if (priv->station_was_associated) {
3053 atmel_enter_state(priv, STATION_STATE_REASSOCIATING);
3054 send_association_request(priv, 1);
3055 return;
3056 } else {
3057 atmel_enter_state(priv, STATION_STATE_ASSOCIATING);
3058 send_association_request(priv, 0);
3059 return;
4d791aad 3060 }
1da177e4 3061 }
4d791aad 3062
4861dd79 3063 if (status == WLAN_STATUS_SUCCESS && priv->wep_is_on) {
73451379 3064 int should_associate = 0;
1da177e4
LT
3065 /* WEP */
3066 if (trans_seq_no != priv->ExpectedAuthentTransactionSeqNum)
3067 return;
4d791aad 3068
4861dd79 3069 if (system == WLAN_AUTH_OPEN) {
73451379
DW
3070 if (trans_seq_no == 0x0002) {
3071 should_associate = 1;
3072 }
4861dd79 3073 } else if (system == WLAN_AUTH_SHARED_KEY) {
73451379 3074 if (trans_seq_no == 0x0002 &&
2c706002 3075 auth->el_id == WLAN_EID_CHALLENGE) {
73451379
DW
3076 send_authentication_request(priv, system, auth->chall_text, auth->chall_text_len);
3077 return;
3078 } else if (trans_seq_no == 0x0004) {
3079 should_associate = 1;
3080 }
1da177e4 3081 }
4d791aad 3082
73451379 3083 if (should_associate) {
8830cb67 3084 if (priv->station_was_associated) {
1da177e4
LT
3085 atmel_enter_state(priv, STATION_STATE_REASSOCIATING);
3086 send_association_request(priv, 1);
3087 return;
3088 } else {
3089 atmel_enter_state(priv, STATION_STATE_ASSOCIATING);
3090 send_association_request(priv, 0);
3091 return;
4d791aad 3092 }
1da177e4 3093 }
4d791aad
CP
3094 }
3095
73451379 3096 if (status == WLAN_STATUS_NOT_SUPPORTED_AUTH_ALG) {
d0c2912f
DW
3097 /* Flip back and forth between WEP auth modes until the max
3098 * authentication tries has been exceeded.
3099 */
73451379 3100 if (system == WLAN_AUTH_OPEN) {
b16a228d 3101 priv->CurrentAuthentTransactionSeqNum = 0x001;
73451379
DW
3102 priv->exclude_unencrypted = 1;
3103 send_authentication_request(priv, WLAN_AUTH_SHARED_KEY, NULL, 0);
3104 return;
8830cb67
JD
3105 } else if (system == WLAN_AUTH_SHARED_KEY
3106 && priv->wep_is_on) {
d0c2912f
DW
3107 priv->CurrentAuthentTransactionSeqNum = 0x001;
3108 priv->exclude_unencrypted = 0;
3109 send_authentication_request(priv, WLAN_AUTH_OPEN, NULL, 0);
3110 return;
b16a228d 3111 } else if (priv->connect_to_any_BSS) {
3112 int bss_index;
4d791aad 3113
b16a228d 3114 priv->BSSinfo[(int)(priv->current_BSS)].channel |= 0x80;
4d791aad 3115
b16a228d 3116 if ((bss_index = retrieve_bss(priv)) != -1) {
3117 atmel_join_bss(priv, bss_index);
3118 return;
3119 }
1da177e4
LT
3120 }
3121 }
4d791aad 3122
1da177e4
LT
3123 priv->AuthenticationRequestRetryCnt = 0;
3124 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3125 priv->station_is_associated = 0;
3126}
3127
3128static void associate(struct atmel_private *priv, u16 frame_len, u16 subtype)
3129{
3130 struct ass_resp_format {
0e5ce1f3
AV
3131 __le16 capability;
3132 __le16 status;
3133 __le16 ass_id;
1da177e4
LT
3134 u8 el_id;
3135 u8 length;
3136 u8 rates[4];
3137 } *ass_resp = (struct ass_resp_format *)priv->rx_buf;
4d791aad
CP
3138
3139 u16 status = le16_to_cpu(ass_resp->status);
1da177e4 3140 u16 ass_id = le16_to_cpu(ass_resp->ass_id);
4d791aad
CP
3141 u16 rates_len = ass_resp->length > 4 ? 4 : ass_resp->length;
3142
9a6301c1
DW
3143 union iwreq_data wrqu;
3144
1da177e4
LT
3145 if (frame_len < 8 + rates_len)
3146 return;
4d791aad 3147
4861dd79
DW
3148 if (status == WLAN_STATUS_SUCCESS) {
3149 if (subtype == IEEE80211_STYPE_ASSOC_RESP)
1da177e4
LT
3150 priv->AssociationRequestRetryCnt = 0;
3151 else
3152 priv->ReAssociationRequestRetryCnt = 0;
4d791aad
CP
3153
3154 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type,
3155 MAC_MGMT_MIB_STATION_ID_POS, ass_id & 0x3fff);
3156 atmel_set_mib(priv, Phy_Mib_Type,
3157 PHY_MIB_RATE_SET_POS, ass_resp->rates, rates_len);
1da177e4
LT
3158 if (priv->power_mode == 0) {
3159 priv->listen_interval = 1;
4d791aad
CP
3160 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type,
3161 MAC_MGMT_MIB_PS_MODE_POS, ACTIVE_MODE);
3162 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type,
3163 MAC_MGMT_MIB_LISTEN_INTERVAL_POS, 1);
1da177e4
LT
3164 } else {
3165 priv->listen_interval = 2;
4d791aad
CP
3166 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type,
3167 MAC_MGMT_MIB_PS_MODE_POS, PS_MODE);
3168 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type,
3169 MAC_MGMT_MIB_LISTEN_INTERVAL_POS, 2);
1da177e4 3170 }
4d791aad 3171
1da177e4
LT
3172 priv->station_is_associated = 1;
3173 priv->station_was_associated = 1;
3174 atmel_enter_state(priv, STATION_STATE_READY);
9a6301c1
DW
3175
3176 /* Send association event to userspace */
3177 wrqu.data.length = 0;
3178 wrqu.data.flags = 0;
3179 memcpy(wrqu.ap_addr.sa_data, priv->CurrentBSSID, ETH_ALEN);
3180 wrqu.ap_addr.sa_family = ARPHRD_ETHER;
3181 wireless_send_event(priv->dev, SIOCGIWAP, &wrqu, NULL);
3182
1da177e4
LT
3183 return;
3184 }
4d791aad 3185
4861dd79
DW
3186 if (subtype == IEEE80211_STYPE_ASSOC_RESP &&
3187 status != WLAN_STATUS_ASSOC_DENIED_RATES &&
3188 status != WLAN_STATUS_CAPS_UNSUPPORTED &&
1da177e4
LT
3189 priv->AssociationRequestRetryCnt < MAX_ASSOCIATION_RETRIES) {
3190 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3191 priv->AssociationRequestRetryCnt++;
3192 send_association_request(priv, 0);
3193 return;
3194 }
4d791aad 3195
4861dd79
DW
3196 if (subtype == IEEE80211_STYPE_REASSOC_RESP &&
3197 status != WLAN_STATUS_ASSOC_DENIED_RATES &&
3198 status != WLAN_STATUS_CAPS_UNSUPPORTED &&
13996ade 3199 priv->ReAssociationRequestRetryCnt < MAX_ASSOCIATION_RETRIES) {
1da177e4
LT
3200 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3201 priv->ReAssociationRequestRetryCnt++;
3202 send_association_request(priv, 1);
3203 return;
3204 }
4d791aad 3205
1da177e4
LT
3206 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3207 priv->station_is_associated = 0;
4d791aad
CP
3208
3209 if (priv->connect_to_any_BSS) {
1da177e4
LT
3210 int bss_index;
3211 priv->BSSinfo[(int)(priv->current_BSS)].channel |= 0x80;
4d791aad
CP
3212
3213 if ((bss_index = retrieve_bss(priv)) != -1)
1da177e4 3214 atmel_join_bss(priv, bss_index);
1da177e4
LT
3215 }
3216}
3217
2ed5ba89 3218static void atmel_join_bss(struct atmel_private *priv, int bss_index)
1da177e4
LT
3219{
3220 struct bss_info *bss = &priv->BSSinfo[bss_index];
3221
d458cdf7 3222 memcpy(priv->CurrentBSSID, bss->BSSID, ETH_ALEN);
1da177e4
LT
3223 memcpy(priv->SSID, bss->SSID, priv->SSID_size = bss->SSIDsize);
3224
3225 /* The WPA stuff cares about the current AP address */
3226 if (priv->use_wpa)
3227 build_wpa_mib(priv);
4d791aad 3228
1da177e4
LT
3229 /* When switching to AdHoc turn OFF Power Save if needed */
3230
3231 if (bss->BSStype == IW_MODE_ADHOC &&
3232 priv->operating_mode != IW_MODE_ADHOC &&
3233 priv->power_mode) {
3234 priv->power_mode = 0;
3235 priv->listen_interval = 1;
4d791aad
CP
3236 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type,
3237 MAC_MGMT_MIB_PS_MODE_POS, ACTIVE_MODE);
3238 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type,
3239 MAC_MGMT_MIB_LISTEN_INTERVAL_POS, 1);
1da177e4 3240 }
4d791aad 3241
1da177e4 3242 priv->operating_mode = bss->BSStype;
4d791aad 3243 priv->channel = bss->channel & 0x7f;
1da177e4 3244 priv->beacon_period = bss->beacon_period;
4d791aad 3245
1da177e4
LT
3246 if (priv->preamble != bss->preamble) {
3247 priv->preamble = bss->preamble;
4d791aad
CP
3248 atmel_set_mib8(priv, Local_Mib_Type,
3249 LOCAL_MIB_PREAMBLE_TYPE, bss->preamble);
1da177e4 3250 }
4d791aad 3251
1da177e4
LT
3252 if (!priv->wep_is_on && bss->UsingWEP) {
3253 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3254 priv->station_is_associated = 0;
3255 return;
3256 }
4d791aad 3257
1da177e4
LT
3258 if (priv->wep_is_on && !bss->UsingWEP) {
3259 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3260 priv->station_is_associated = 0;
3261 return;
3262 }
3263
3264 atmel_enter_state(priv, STATION_STATE_JOINNING);
4d791aad 3265
1da177e4
LT
3266 if (priv->operating_mode == IW_MODE_INFRA)
3267 join(priv, BSS_TYPE_INFRASTRUCTURE);
4d791aad 3268 else
1da177e4
LT
3269 join(priv, BSS_TYPE_AD_HOC);
3270}
3271
1da177e4
LT
3272static void restart_search(struct atmel_private *priv)
3273{
3274 int bss_index;
4d791aad 3275
1da177e4
LT
3276 if (!priv->connect_to_any_BSS) {
3277 atmel_scan(priv, 1);
3278 } else {
3279 priv->BSSinfo[(int)(priv->current_BSS)].channel |= 0x80;
4d791aad
CP
3280
3281 if ((bss_index = retrieve_bss(priv)) != -1)
1da177e4
LT
3282 atmel_join_bss(priv, bss_index);
3283 else
3284 atmel_scan(priv, 0);
4d791aad
CP
3285 }
3286}
1da177e4
LT
3287
3288static void smooth_rssi(struct atmel_private *priv, u8 rssi)
3289{
3290 u8 old = priv->wstats.qual.level;
3291 u8 max_rssi = 42; /* 502-rmfd-revd max by experiment, default for now */
3292
3293 switch (priv->firmware_type) {
8830cb67
JD
3294 case ATMEL_FW_TYPE_502E:
3295 max_rssi = 63; /* 502-rmfd-reve max by experiment */
3296 break;
3297 default:
3298 break;
1da177e4
LT
3299 }
3300
3301 rssi = rssi * 100 / max_rssi;
4d791aad
CP
3302 if ((rssi + old) % 2)
3303 priv->wstats.qual.level = (rssi + old) / 2 + 1;
1da177e4 3304 else
4d791aad 3305 priv->wstats.qual.level = (rssi + old) / 2;
1da177e4
LT
3306 priv->wstats.qual.updated |= IW_QUAL_LEVEL_UPDATED;
3307 priv->wstats.qual.updated &= ~IW_QUAL_LEVEL_INVALID;
3308}
3309
3310static void atmel_smooth_qual(struct atmel_private *priv)
3311{
4d791aad 3312 unsigned long time_diff = (jiffies - priv->last_qual) / HZ;
1da177e4
LT
3313 while (time_diff--) {
3314 priv->last_qual += HZ;
4d791aad
CP
3315 priv->wstats.qual.qual = priv->wstats.qual.qual / 2;
3316 priv->wstats.qual.qual +=
1da177e4
LT
3317 priv->beacons_this_sec * priv->beacon_period * (priv->wstats.qual.level + 100) / 4000;
3318 priv->beacons_this_sec = 0;
3319 }
3320 priv->wstats.qual.updated |= IW_QUAL_QUAL_UPDATED;
3321 priv->wstats.qual.updated &= ~IW_QUAL_QUAL_INVALID;
3322}
3323
3dbda77e 3324/* deals with incoming management frames. */
4d791aad 3325static void atmel_management_frame(struct atmel_private *priv,
2c706002 3326 struct ieee80211_hdr *header,
4d791aad 3327 u16 frame_len, u8 rssi)
1da177e4
LT
3328{
3329 u16 subtype;
4d791aad 3330
2c706002 3331 subtype = le16_to_cpu(header->frame_control) & IEEE80211_FCTL_STYPE;
4d791aad 3332 switch (subtype) {
4861dd79
DW
3333 case IEEE80211_STYPE_BEACON:
3334 case IEEE80211_STYPE_PROBE_RESP:
4d791aad 3335
1da177e4
LT
3336 /* beacon frame has multiple variable-length fields -
3337 never let an engineer loose with a data structure design. */
3338 {
3339 struct beacon_format {
0e5ce1f3
AV
3340 __le64 timestamp;
3341 __le16 interval;
3342 __le16 capability;
1da177e4
LT
3343 u8 ssid_el_id;
3344 u8 ssid_length;
3345 /* ssid here */
3346 u8 rates_el_id;
3347 u8 rates_length;
3348 /* rates here */
3349 u8 ds_el_id;
3350 u8 ds_length;
3351 /* ds here */
3352 } *beacon = (struct beacon_format *)priv->rx_buf;
4d791aad 3353
1da177e4
LT
3354 u8 channel, rates_length, ssid_length;
3355 u64 timestamp = le64_to_cpu(beacon->timestamp);
3356 u16 beacon_interval = le16_to_cpu(beacon->interval);
3357 u16 capability = le16_to_cpu(beacon->capability);
3358 u8 *beaconp = priv->rx_buf;
3359 ssid_length = beacon->ssid_length;
3360 /* this blows chunks. */
4d791aad 3361 if (frame_len < 14 || frame_len < ssid_length + 15)
1da177e4
LT
3362 return;
3363 rates_length = beaconp[beacon->ssid_length + 15];
3364 if (frame_len < ssid_length + rates_length + 18)
3365 return;
3366 if (ssid_length > MAX_SSID_LENGTH)
3367 return;
3368 channel = beaconp[ssid_length + rates_length + 18];
4d791aad 3369
1da177e4
LT
3370 if (priv->station_state == STATION_STATE_READY) {
3371 smooth_rssi(priv, rssi);
4d791aad 3372 if (is_frame_from_current_bss(priv, header)) {
1da177e4
LT
3373 priv->beacons_this_sec++;
3374 atmel_smooth_qual(priv);
3375 if (priv->last_beacon_timestamp) {
3376 /* Note truncate this to 32 bits - kernel can't divide a long long */
3377 u32 beacon_delay = timestamp - priv->last_beacon_timestamp;
3378 int beacons = beacon_delay / (beacon_interval * 1000);
3379 if (beacons > 1)
3380 priv->wstats.miss.beacon += beacons - 1;
3381 }
3382 priv->last_beacon_timestamp = timestamp;
3383 handle_beacon_probe(priv, capability, channel);
3384 }
3385 }
4d791aad
CP
3386
3387 if (priv->station_state == STATION_STATE_SCANNING)
3388 store_bss_info(priv, header, capability,
3389 beacon_interval, channel, rssi,
3390 ssid_length,
3391 &beacon->rates_el_id,
4861dd79 3392 subtype == IEEE80211_STYPE_BEACON);
1da177e4
LT
3393 }
3394 break;
4d791aad 3395
4861dd79 3396 case IEEE80211_STYPE_AUTH:
1da177e4
LT
3397
3398 if (priv->station_state == STATION_STATE_AUTHENTICATING)
3399 authenticate(priv, frame_len);
4d791aad 3400
1da177e4 3401 break;
4d791aad 3402
4861dd79
DW
3403 case IEEE80211_STYPE_ASSOC_RESP:
3404 case IEEE80211_STYPE_REASSOC_RESP:
4d791aad
CP
3405
3406 if (priv->station_state == STATION_STATE_ASSOCIATING ||
1da177e4
LT
3407 priv->station_state == STATION_STATE_REASSOCIATING)
3408 associate(priv, frame_len, subtype);
4d791aad 3409
1da177e4
LT
3410 break;
3411
4861dd79 3412 case IEEE80211_STYPE_DISASSOC:
4d791aad
CP
3413 if (priv->station_is_associated &&
3414 priv->operating_mode == IW_MODE_INFRA &&
1da177e4
LT
3415 is_frame_from_current_bss(priv, header)) {
3416 priv->station_was_associated = 0;
3417 priv->station_is_associated = 0;
4d791aad 3418
1da177e4
LT
3419 atmel_enter_state(priv, STATION_STATE_JOINNING);
3420 join(priv, BSS_TYPE_INFRASTRUCTURE);
3421 }
4d791aad 3422
1da177e4
LT
3423 break;
3424
4861dd79 3425 case IEEE80211_STYPE_DEAUTH:
1da177e4
LT
3426 if (priv->operating_mode == IW_MODE_INFRA &&
3427 is_frame_from_current_bss(priv, header)) {
3428 priv->station_was_associated = 0;
3429
3430 atmel_enter_state(priv, STATION_STATE_JOINNING);
3431 join(priv, BSS_TYPE_INFRASTRUCTURE);
3432 }
4d791aad 3433
1da177e4
LT
3434 break;
3435 }
3436}
3437
3438/* run when timer expires */
3439static void atmel_management_timer(u_long a)
3440{
4d791aad
CP
3441 struct net_device *dev = (struct net_device *) a;
3442 struct atmel_private *priv = netdev_priv(dev);
3443 unsigned long flags;
1da177e4 3444
4d791aad
CP
3445 /* Check if the card has been yanked. */
3446 if (priv->card && priv->present_callback &&
3447 !(*priv->present_callback)(priv->card))
3448 return;
1da177e4 3449
4d791aad
CP
3450 spin_lock_irqsave(&priv->irqlock, flags);
3451
3452 switch (priv->station_state) {
1da177e4 3453
4d791aad
CP
3454 case STATION_STATE_AUTHENTICATING:
3455 if (priv->AuthenticationRequestRetryCnt >= MAX_AUTHENTICATION_RETRIES) {
3456 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3457 priv->station_is_associated = 0;
3458 priv->AuthenticationRequestRetryCnt = 0;
3459 restart_search(priv);
3460 } else {
4861dd79 3461 int auth = WLAN_AUTH_OPEN;
4d791aad
CP
3462 priv->AuthenticationRequestRetryCnt++;
3463 priv->CurrentAuthentTransactionSeqNum = 0x0001;
3464 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
73451379 3465 if (priv->wep_is_on && priv->exclude_unencrypted)
4861dd79 3466 auth = WLAN_AUTH_SHARED_KEY;
73451379 3467 send_authentication_request(priv, auth, NULL, 0);
4d791aad 3468 }
1da177e4 3469 break;
4d791aad
CP
3470
3471 case STATION_STATE_ASSOCIATING:
3472 if (priv->AssociationRequestRetryCnt == MAX_ASSOCIATION_RETRIES) {
3473 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3474 priv->station_is_associated = 0;
3475 priv->AssociationRequestRetryCnt = 0;
3476 restart_search(priv);
3477 } else {
3478 priv->AssociationRequestRetryCnt++;
3479 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3480 send_association_request(priv, 0);
3481 }
1da177e4 3482 break;
4d791aad
CP
3483
3484 case STATION_STATE_REASSOCIATING:
3485 if (priv->ReAssociationRequestRetryCnt == MAX_ASSOCIATION_RETRIES) {
3486 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3487 priv->station_is_associated = 0;
3488 priv->ReAssociationRequestRetryCnt = 0;
3489 restart_search(priv);
3490 } else {
3491 priv->ReAssociationRequestRetryCnt++;
3492 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3493 send_association_request(priv, 1);
3494 }
3495 break;
3496
3497 default:
3498 break;
3499 }
3500
3501 spin_unlock_irqrestore(&priv->irqlock, flags);
1da177e4 3502}
4d791aad 3503
1da177e4
LT
3504static void atmel_command_irq(struct atmel_private *priv)
3505{
3506 u8 status = atmel_rmem8(priv, atmel_co(priv, CMD_BLOCK_STATUS_OFFSET));
3507 u8 command = atmel_rmem8(priv, atmel_co(priv, CMD_BLOCK_COMMAND_OFFSET));
3508 int fast_scan;
3a1af6ff 3509 union iwreq_data wrqu;
4d791aad
CP
3510
3511 if (status == CMD_STATUS_IDLE ||
1da177e4
LT
3512 status == CMD_STATUS_IN_PROGRESS)
3513 return;
3514
8830cb67 3515 switch (command) {
1da177e4
LT
3516 case CMD_Start:
3517 if (status == CMD_STATUS_COMPLETE) {
3518 priv->station_was_associated = priv->station_is_associated;
3519 atmel_get_mib(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_CUR_BSSID_POS,
3520 (u8 *)priv->CurrentBSSID, 6);
3521 atmel_enter_state(priv, STATION_STATE_READY);
4d791aad 3522 }
1da177e4 3523 break;
4d791aad 3524
1da177e4
LT
3525 case CMD_Scan:
3526 fast_scan = priv->fast_scan;
3527 priv->fast_scan = 0;
4d791aad 3528
1da177e4
LT
3529 if (status != CMD_STATUS_COMPLETE) {
3530 atmel_scan(priv, 1);
3531 } else {
3532 int bss_index = retrieve_bss(priv);
3a1af6ff 3533 int notify_scan_complete = 1;
1da177e4
LT
3534 if (bss_index != -1) {
3535 atmel_join_bss(priv, bss_index);
4d791aad 3536 } else if (priv->operating_mode == IW_MODE_ADHOC &&
1da177e4
LT
3537 priv->SSID_size != 0) {
3538 start(priv, BSS_TYPE_AD_HOC);
3539 } else {
3540 priv->fast_scan = !fast_scan;
3541 atmel_scan(priv, 1);
3a1af6ff 3542 notify_scan_complete = 0;
1da177e4
LT
3543 }
3544 priv->site_survey_state = SITE_SURVEY_COMPLETED;
3a1af6ff
DW
3545 if (notify_scan_complete) {
3546 wrqu.data.length = 0;
3547 wrqu.data.flags = 0;
3548 wireless_send_event(priv->dev, SIOCGIWSCAN, &wrqu, NULL);
3549 }
1da177e4
LT
3550 }
3551 break;
4d791aad 3552
1da177e4
LT
3553 case CMD_SiteSurvey:
3554 priv->fast_scan = 0;
4d791aad 3555
1da177e4
LT
3556 if (status != CMD_STATUS_COMPLETE)
3557 return;
4d791aad 3558
1da177e4
LT
3559 priv->site_survey_state = SITE_SURVEY_COMPLETED;
3560 if (priv->station_is_associated) {
4d791aad 3561 atmel_enter_state(priv, STATION_STATE_READY);
3a1af6ff
DW
3562 wrqu.data.length = 0;
3563 wrqu.data.flags = 0;
3564 wireless_send_event(priv->dev, SIOCGIWSCAN, &wrqu, NULL);
1da177e4
LT
3565 } else {
3566 atmel_scan(priv, 1);
3567 }
3568 break;
3569
3570 case CMD_Join:
3571 if (status == CMD_STATUS_COMPLETE) {
3572 if (priv->operating_mode == IW_MODE_ADHOC) {
3573 priv->station_was_associated = priv->station_is_associated;
3574 atmel_enter_state(priv, STATION_STATE_READY);
3575 } else {
4861dd79 3576 int auth = WLAN_AUTH_OPEN;
1da177e4
LT
3577 priv->AuthenticationRequestRetryCnt = 0;
3578 atmel_enter_state(priv, STATION_STATE_AUTHENTICATING);
4d791aad 3579
1da177e4
LT
3580 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3581 priv->CurrentAuthentTransactionSeqNum = 0x0001;
73451379 3582 if (priv->wep_is_on && priv->exclude_unencrypted)
4861dd79 3583 auth = WLAN_AUTH_SHARED_KEY;
73451379 3584 send_authentication_request(priv, auth, NULL, 0);
1da177e4
LT
3585 }
3586 return;
3587 }
4d791aad 3588
1da177e4 3589 atmel_scan(priv, 1);
1da177e4
LT
3590 }
3591}
3592
3593static int atmel_wakeup_firmware(struct atmel_private *priv)
3594{
3595 struct host_info_struct *iface = &priv->host_info;
3596 u16 mr1, mr3;
3597 int i;
3598
3599 if (priv->card_type == CARD_TYPE_SPI_FLASH)
3600 atmel_set_gcr(priv->dev, GCR_REMAP);
4d791aad 3601
1da177e4
LT
3602 /* wake up on-board processor */
3603 atmel_clear_gcr(priv->dev, 0x0040);
3604 atmel_write16(priv->dev, BSR, BSS_SRAM);
4d791aad 3605
1da177e4
LT
3606 if (priv->card_type == CARD_TYPE_SPI_FLASH)
3607 mdelay(100);
3608
3609 /* and wait for it */
4d791aad 3610 for (i = LOOP_RETRY_LIMIT; i; i--) {
1da177e4
LT
3611 mr1 = atmel_read16(priv->dev, MR1);
3612 mr3 = atmel_read16(priv->dev, MR3);
4d791aad
CP
3613
3614 if (mr3 & MAC_BOOT_COMPLETE)
1da177e4
LT
3615 break;
3616 if (mr1 & MAC_BOOT_COMPLETE &&
3617 priv->bus_type == BUS_TYPE_PCCARD)
3618 break;
3619 }
3620
3621 if (i == 0) {
3622 printk(KERN_ALERT "%s: MAC failed to boot.\n", priv->dev->name);
3c34a5d8 3623 return -EIO;
1da177e4 3624 }
4d791aad 3625
1da177e4
LT
3626 if ((priv->host_info_base = atmel_read16(priv->dev, MR2)) == 0xffff) {
3627 printk(KERN_ALERT "%s: card missing.\n", priv->dev->name);
3c34a5d8 3628 return -ENODEV;
1da177e4 3629 }
4d791aad
CP
3630
3631 /* now check for completion of MAC initialization through
3632 the FunCtrl field of the IFACE, poll MR1 to detect completion of
3633 MAC initialization, check completion status, set interrupt mask,
3634 enables interrupts and calls Tx and Rx initialization functions */
3635
1da177e4 3636 atmel_wmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET), FUNC_CTRL_INIT_COMPLETE);
4d791aad
CP
3637
3638 for (i = LOOP_RETRY_LIMIT; i; i--) {
1da177e4
LT
3639 mr1 = atmel_read16(priv->dev, MR1);
3640 mr3 = atmel_read16(priv->dev, MR3);
4d791aad
CP
3641
3642 if (mr3 & MAC_INIT_COMPLETE)
1da177e4
LT
3643 break;
3644 if (mr1 & MAC_INIT_COMPLETE &&
3645 priv->bus_type == BUS_TYPE_PCCARD)
3646 break;
3647 }
4d791aad 3648
1da177e4 3649 if (i == 0) {
4d791aad
CP
3650 printk(KERN_ALERT "%s: MAC failed to initialise.\n",
3651 priv->dev->name);
3c34a5d8 3652 return -EIO;
1da177e4 3653 }
4d791aad 3654
1da177e4
LT
3655 /* Check for MAC_INIT_OK only on the register that the MAC_INIT_OK was set */
3656 if ((mr3 & MAC_INIT_COMPLETE) &&
3657 !(atmel_read16(priv->dev, MR3) & MAC_INIT_OK)) {
3658 printk(KERN_ALERT "%s: MAC failed MR3 self-test.\n", priv->dev->name);
3c34a5d8 3659 return -EIO;
1da177e4
LT
3660 }
3661 if ((mr1 & MAC_INIT_COMPLETE) &&
3662 !(atmel_read16(priv->dev, MR1) & MAC_INIT_OK)) {
3663 printk(KERN_ALERT "%s: MAC failed MR1 self-test.\n", priv->dev->name);
3c34a5d8 3664 return -EIO;
1da177e4
LT
3665 }
3666
4d791aad 3667 atmel_copy_to_host(priv->dev, (unsigned char *)iface,
1da177e4 3668 priv->host_info_base, sizeof(*iface));
4d791aad 3669
1da177e4
LT
3670 iface->tx_buff_pos = le16_to_cpu(iface->tx_buff_pos);
3671 iface->tx_buff_size = le16_to_cpu(iface->tx_buff_size);
3672 iface->tx_desc_pos = le16_to_cpu(iface->tx_desc_pos);
3673 iface->tx_desc_count = le16_to_cpu(iface->tx_desc_count);
3674 iface->rx_buff_pos = le16_to_cpu(iface->rx_buff_pos);
3675 iface->rx_buff_size = le16_to_cpu(iface->rx_buff_size);
3676 iface->rx_desc_pos = le16_to_cpu(iface->rx_desc_pos);
3677 iface->rx_desc_count = le16_to_cpu(iface->rx_desc_count);
3678 iface->build_version = le16_to_cpu(iface->build_version);
3679 iface->command_pos = le16_to_cpu(iface->command_pos);
3680 iface->major_version = le16_to_cpu(iface->major_version);
3681 iface->minor_version = le16_to_cpu(iface->minor_version);
3682 iface->func_ctrl = le16_to_cpu(iface->func_ctrl);
3683 iface->mac_status = le16_to_cpu(iface->mac_status);
3684
3c34a5d8 3685 return 0;
1da177e4
LT
3686}
3687
3688/* determine type of memory and MAC address */
3689static int probe_atmel_card(struct net_device *dev)
3690{
3691 int rc = 0;
3692 struct atmel_private *priv = netdev_priv(dev);
4d791aad 3693
1da177e4 3694 /* reset pccard */
4d791aad 3695 if (priv->bus_type == BUS_TYPE_PCCARD)
1da177e4 3696 atmel_write16(dev, GCR, 0x0060);
4d791aad 3697
1da177e4
LT
3698 atmel_write16(dev, GCR, 0x0040);
3699 mdelay(500);
4d791aad 3700
1da177e4 3701 if (atmel_read16(dev, MR2) == 0) {
4d791aad 3702 /* No stored firmware so load a small stub which just
1da177e4
LT
3703 tells us the MAC address */
3704 int i;
3705 priv->card_type = CARD_TYPE_EEPROM;
3706 atmel_write16(dev, BSR, BSS_IRAM);
3707 atmel_copy_to_card(dev, 0, mac_reader, sizeof(mac_reader));
3708 atmel_set_gcr(dev, GCR_REMAP);
3709 atmel_clear_gcr(priv->dev, 0x0040);
3710 atmel_write16(dev, BSR, BSS_SRAM);
4d791aad 3711 for (i = LOOP_RETRY_LIMIT; i; i--)
1da177e4
LT
3712 if (atmel_read16(dev, MR3) & MAC_BOOT_COMPLETE)
3713 break;
3714 if (i == 0) {
3715 printk(KERN_ALERT "%s: MAC failed to boot MAC address reader.\n", dev->name);
3716 } else {
3717 atmel_copy_to_host(dev, dev->dev_addr, atmel_read16(dev, MR2), 6);
3718 /* got address, now squash it again until the network
3719 interface is opened */
4d791aad 3720 if (priv->bus_type == BUS_TYPE_PCCARD)
1da177e4
LT
3721 atmel_write16(dev, GCR, 0x0060);
3722 atmel_write16(dev, GCR, 0x0040);
3723 rc = 1;
3724 }
3725 } else if (atmel_read16(dev, MR4) == 0) {
3726 /* Mac address easy in this case. */
3727 priv->card_type = CARD_TYPE_PARALLEL_FLASH;
4d791aad 3728 atmel_write16(dev, BSR, 1);
1da177e4
LT
3729 atmel_copy_to_host(dev, dev->dev_addr, 0xc000, 6);
3730 atmel_write16(dev, BSR, 0x200);
3731 rc = 1;
3732 } else {
3733 /* Standard firmware in flash, boot it up and ask
3734 for the Mac Address */
3735 priv->card_type = CARD_TYPE_SPI_FLASH;
3c34a5d8 3736 if (atmel_wakeup_firmware(priv) == 0) {
1da177e4 3737 atmel_get_mib(priv, Mac_Address_Mib_Type, 0, dev->dev_addr, 6);
4d791aad 3738
1da177e4
LT
3739 /* got address, now squash it again until the network
3740 interface is opened */
4d791aad 3741 if (priv->bus_type == BUS_TYPE_PCCARD)
1da177e4
LT
3742 atmel_write16(dev, GCR, 0x0060);
3743 atmel_write16(dev, GCR, 0x0040);
3744 rc = 1;
3745 }
3746 }
4d791aad 3747
1da177e4
LT
3748 if (rc) {
3749 if (dev->dev_addr[0] == 0xFF) {
3370a895
JP
3750 static const u8 default_mac[] = {
3751 0x00, 0x04, 0x25, 0x00, 0x00, 0x00
3752 };
1da177e4 3753 printk(KERN_ALERT "%s: *** Invalid MAC address. UPGRADE Firmware ****\n", dev->name);
d458cdf7 3754 memcpy(dev->dev_addr, default_mac, ETH_ALEN);
1da177e4 3755 }
1da177e4 3756 }
4d791aad 3757
1da177e4
LT
3758 return rc;
3759}
3760
1da177e4
LT
3761/* Move the encyption information on the MIB structure.
3762 This routine is for the pre-WPA firmware: later firmware has
3763 a different format MIB and a different routine. */
4d791aad 3764static void build_wep_mib(struct atmel_private *priv)
1da177e4
LT
3765{
3766 struct { /* NB this is matched to the hardware, don't change. */
4d791aad 3767 u8 wep_is_on;
1da177e4
LT
3768 u8 default_key; /* 0..3 */
3769 u8 reserved;
3770 u8 exclude_unencrypted;
4d791aad 3771
1da177e4
LT
3772 u32 WEPICV_error_count;
3773 u32 WEP_excluded_count;
4d791aad 3774
1da177e4 3775 u8 wep_keys[MAX_ENCRYPTION_KEYS][13];
4d791aad
CP
3776 u8 encryption_level; /* 0, 1, 2 */
3777 u8 reserved2[3];
1da177e4
LT
3778 } mib;
3779 int i;
3780
3781 mib.wep_is_on = priv->wep_is_on;
3782 if (priv->wep_is_on) {
3783 if (priv->wep_key_len[priv->default_key] > 5)
3784 mib.encryption_level = 2;
3785 else
4d791aad 3786 mib.encryption_level = 1;
1da177e4
LT
3787 } else {
3788 mib.encryption_level = 0;
3789 }
3790
3791 mib.default_key = priv->default_key;
3792 mib.exclude_unencrypted = priv->exclude_unencrypted;
4d791aad
CP
3793
3794 for (i = 0; i < MAX_ENCRYPTION_KEYS; i++)
1da177e4 3795 memcpy(mib.wep_keys[i], priv->wep_keys[i], 13);
4d791aad 3796
1da177e4
LT
3797 atmel_set_mib(priv, Mac_Wep_Mib_Type, 0, (u8 *)&mib, sizeof(mib));
3798}
3799
3800static void build_wpa_mib(struct atmel_private *priv)
3801{
4d791aad 3802 /* This is for the later (WPA enabled) firmware. */
1da177e4
LT
3803
3804 struct { /* NB this is matched to the hardware, don't change. */
3805 u8 cipher_default_key_value[MAX_ENCRYPTION_KEYS][MAX_ENCRYPTION_KEY_SIZE];
d458cdf7 3806 u8 receiver_address[ETH_ALEN];
4d791aad 3807 u8 wep_is_on;
1da177e4
LT
3808 u8 default_key; /* 0..3 */
3809 u8 group_key;
3810 u8 exclude_unencrypted;
3811 u8 encryption_type;
3812 u8 reserved;
4d791aad 3813
1da177e4
LT
3814 u32 WEPICV_error_count;
3815 u32 WEP_excluded_count;
4d791aad 3816
1da177e4
LT
3817 u8 key_RSC[4][8];
3818 } mib;
4d791aad 3819
1da177e4
LT
3820 int i;
3821
3822 mib.wep_is_on = priv->wep_is_on;
3823 mib.exclude_unencrypted = priv->exclude_unencrypted;
d458cdf7 3824 memcpy(mib.receiver_address, priv->CurrentBSSID, ETH_ALEN);
4d791aad 3825
1da177e4
LT
3826 /* zero all the keys before adding in valid ones. */
3827 memset(mib.cipher_default_key_value, 0, sizeof(mib.cipher_default_key_value));
4d791aad 3828
1da177e4 3829 if (priv->wep_is_on) {
4d791aad
CP
3830 /* There's a comment in the Atmel code to the effect that this
3831 is only valid when still using WEP, it may need to be set to
3832 something to use WPA */
1da177e4 3833 memset(mib.key_RSC, 0, sizeof(mib.key_RSC));
4d791aad 3834
1da177e4
LT
3835 mib.default_key = mib.group_key = 255;
3836 for (i = 0; i < MAX_ENCRYPTION_KEYS; i++) {
3837 if (priv->wep_key_len[i] > 0) {
3838 memcpy(mib.cipher_default_key_value[i], priv->wep_keys[i], MAX_ENCRYPTION_KEY_SIZE);
3839 if (i == priv->default_key) {
3840 mib.default_key = i;
3841 mib.cipher_default_key_value[i][MAX_ENCRYPTION_KEY_SIZE-1] = 7;
4d791aad 3842 mib.cipher_default_key_value[i][MAX_ENCRYPTION_KEY_SIZE-2] = priv->pairwise_cipher_suite;
1da177e4
LT
3843 } else {
3844 mib.group_key = i;
3845 priv->group_cipher_suite = priv->pairwise_cipher_suite;
8830cb67 3846 mib.cipher_default_key_value[i][MAX_ENCRYPTION_KEY_SIZE-1] = 1;
4d791aad 3847 mib.cipher_default_key_value[i][MAX_ENCRYPTION_KEY_SIZE-2] = priv->group_cipher_suite;
1da177e4
LT
3848 }
3849 }
3850 }
3851 if (mib.default_key == 255)
3852 mib.default_key = mib.group_key != 255 ? mib.group_key : 0;
3853 if (mib.group_key == 255)
3854 mib.group_key = mib.default_key;
4d791aad 3855
1da177e4 3856 }
4d791aad 3857
1da177e4
LT
3858 atmel_set_mib(priv, Mac_Wep_Mib_Type, 0, (u8 *)&mib, sizeof(mib));
3859}
4d791aad
CP
3860
3861static int reset_atmel_card(struct net_device *dev)
1da177e4
LT
3862{
3863 /* do everything necessary to wake up the hardware, including
3864 waiting for the lightning strike and throwing the knife switch....
3865
4d791aad 3866 set all the Mib values which matter in the card to match
1da177e4
LT
3867 their settings in the atmel_private structure. Some of these
3868 can be altered on the fly, but many (WEP, infrastucture or ad-hoc)
3869 can only be changed by tearing down the world and coming back through
3870 here.
3871
4d791aad
CP
3872 This routine is also responsible for initialising some
3873 hardware-specific fields in the atmel_private structure,
25985edc 3874 including a copy of the firmware's hostinfo structure
d535295b 3875 which is the route into the rest of the firmware datastructures. */
1da177e4
LT
3876
3877 struct atmel_private *priv = netdev_priv(dev);
3878 u8 configuration;
9a6301c1 3879 int old_state = priv->station_state;
3c34a5d8 3880 int err = 0;
4d791aad 3881
1da177e4
LT
3882 /* data to add to the firmware names, in priority order
3883 this implemenents firmware versioning */
4d791aad 3884
1da177e4
LT
3885 static char *firmware_modifier[] = {
3886 "-wpa",
3887 "",
3888 NULL
3889 };
4d791aad 3890
1da177e4 3891 /* reset pccard */
4d791aad 3892 if (priv->bus_type == BUS_TYPE_PCCARD)
1da177e4 3893 atmel_write16(priv->dev, GCR, 0x0060);
4d791aad 3894
1da177e4
LT
3895 /* stop card , disable interrupts */
3896 atmel_write16(priv->dev, GCR, 0x0040);
4d791aad 3897
1da177e4
LT
3898 if (priv->card_type == CARD_TYPE_EEPROM) {
3899 /* copy in firmware if needed */
3900 const struct firmware *fw_entry = NULL;
2f26e8af 3901 const unsigned char *fw;
1da177e4
LT
3902 int len = priv->firmware_length;
3903 if (!(fw = priv->firmware)) {
3904 if (priv->firmware_type == ATMEL_FW_TYPE_NONE) {
3905 if (strlen(priv->firmware_id) == 0) {
3906 printk(KERN_INFO
3907 "%s: card type is unknown: assuming at76c502 firmware is OK.\n",
3908 dev->name);
3909 printk(KERN_INFO
4d791aad 3910 "%s: if not, use the firmware= module parameter.\n",
1da177e4
LT
3911 dev->name);
3912 strcpy(priv->firmware_id, "atmel_at76c502.bin");
3913 }
3c34a5d8
DW
3914 err = request_firmware(&fw_entry, priv->firmware_id, priv->sys_dev);
3915 if (err != 0) {
4d791aad
CP
3916 printk(KERN_ALERT
3917 "%s: firmware %s is missing, cannot continue.\n",
1da177e4 3918 dev->name, priv->firmware_id);
3c34a5d8 3919 return err;
1da177e4
LT
3920 }
3921 } else {
3922 int fw_index = 0;
3923 int success = 0;
3924
3925 /* get firmware filename entry based on firmware type ID */
3926 while (fw_table[fw_index].fw_type != priv->firmware_type
3927 && fw_table[fw_index].fw_type != ATMEL_FW_TYPE_NONE)
3928 fw_index++;
4d791aad 3929
1da177e4
LT
3930 /* construct the actual firmware file name */
3931 if (fw_table[fw_index].fw_type != ATMEL_FW_TYPE_NONE) {
3932 int i;
3933 for (i = 0; firmware_modifier[i]; i++) {
3934 snprintf(priv->firmware_id, 32, "%s%s.%s", fw_table[fw_index].fw_file,
3935 firmware_modifier[i], fw_table[fw_index].fw_file_ext);
3936 priv->firmware_id[31] = '\0';
3937 if (request_firmware(&fw_entry, priv->firmware_id, priv->sys_dev) == 0) {
3938 success = 1;
3939 break;
3940 }
3941 }
3942 }
3943 if (!success) {
4d791aad
CP
3944 printk(KERN_ALERT
3945 "%s: firmware %s is missing, cannot start.\n",
1da177e4
LT
3946 dev->name, priv->firmware_id);
3947 priv->firmware_id[0] = '\0';
3c34a5d8 3948 return -ENOENT;
1da177e4
LT
3949 }
3950 }
4d791aad 3951
1da177e4
LT
3952 fw = fw_entry->data;
3953 len = fw_entry->size;
3954 }
4d791aad 3955
8830cb67 3956 if (len <= 0x6000) {
1da177e4
LT
3957 atmel_write16(priv->dev, BSR, BSS_IRAM);
3958 atmel_copy_to_card(priv->dev, 0, fw, len);
3959 atmel_set_gcr(priv->dev, GCR_REMAP);
3960 } else {
4d791aad 3961 /* Remap */
1da177e4
LT
3962 atmel_set_gcr(priv->dev, GCR_REMAP);
3963 atmel_write16(priv->dev, BSR, BSS_IRAM);
3964 atmel_copy_to_card(priv->dev, 0, fw, 0x6000);
3965 atmel_write16(priv->dev, BSR, 0x2ff);
3966 atmel_copy_to_card(priv->dev, 0x8000, &fw[0x6000], len - 0x6000);
3967 }
3968
74033025 3969 release_firmware(fw_entry);
1da177e4
LT
3970 }
3971
3c34a5d8
DW
3972 err = atmel_wakeup_firmware(priv);
3973 if (err != 0)
3974 return err;
1da177e4
LT
3975
3976 /* Check the version and set the correct flag for wpa stuff,
3977 old and new firmware is incompatible.
3978 The pre-wpa 3com firmware reports major version 5,
3979 the wpa 3com firmware is major version 4 and doesn't need
3980 the 3com broken-ness filter. */
3981 priv->use_wpa = (priv->host_info.major_version == 4);
3982 priv->radio_on_broken = (priv->host_info.major_version == 5);
4d791aad 3983
8830cb67 3984 /* unmask all irq sources */
1da177e4 3985 atmel_wmem8(priv, atmel_hi(priv, IFACE_INT_MASK_OFFSET), 0xff);
4d791aad 3986
1da177e4
LT
3987 /* int Tx system and enable Tx */
3988 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_FLAGS_OFFSET, 0), 0);
3989 atmel_wmem32(priv, atmel_tx(priv, TX_DESC_NEXT_OFFSET, 0), 0x80000000L);
3990 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_POS_OFFSET, 0), 0);
3991 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_SIZE_OFFSET, 0), 0);
3992
4d791aad
CP
3993 priv->tx_desc_free = priv->host_info.tx_desc_count;
3994 priv->tx_desc_head = 0;
3995 priv->tx_desc_tail = 0;
1da177e4
LT
3996 priv->tx_desc_previous = 0;
3997 priv->tx_free_mem = priv->host_info.tx_buff_size;
4d791aad
CP
3998 priv->tx_buff_head = 0;
3999 priv->tx_buff_tail = 0;
4000
4001 configuration = atmel_rmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET));
4002 atmel_wmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET),
1da177e4
LT
4003 configuration | FUNC_CTRL_TxENABLE);
4004
4005 /* init Rx system and enable */
4006 priv->rx_desc_head = 0;
4d791aad
CP
4007
4008 configuration = atmel_rmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET));
4009 atmel_wmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET),
1da177e4 4010 configuration | FUNC_CTRL_RxENABLE);
4d791aad 4011
1da177e4 4012 if (!priv->radio_on_broken) {
4d791aad 4013 if (atmel_send_command_wait(priv, CMD_EnableRadio, NULL, 0) ==
1da177e4 4014 CMD_STATUS_REJECTED_RADIO_OFF) {
3c34a5d8 4015 printk(KERN_INFO "%s: cannot turn the radio on.\n",
1da177e4 4016 dev->name);
8830cb67 4017 return -EIO;
1da177e4
LT
4018 }
4019 }
4d791aad 4020
1da177e4
LT
4021 /* set up enough MIB values to run. */
4022 atmel_set_mib8(priv, Local_Mib_Type, LOCAL_MIB_AUTO_TX_RATE_POS, priv->auto_tx_rate);
4023 atmel_set_mib8(priv, Local_Mib_Type, LOCAL_MIB_TX_PROMISCUOUS_POS, PROM_MODE_OFF);
4024 atmel_set_mib16(priv, Mac_Mib_Type, MAC_MIB_RTS_THRESHOLD_POS, priv->rts_threshold);
4025 atmel_set_mib16(priv, Mac_Mib_Type, MAC_MIB_FRAG_THRESHOLD_POS, priv->frag_threshold);
4026 atmel_set_mib8(priv, Mac_Mib_Type, MAC_MIB_SHORT_RETRY_POS, priv->short_retry);
4027 atmel_set_mib8(priv, Mac_Mib_Type, MAC_MIB_LONG_RETRY_POS, priv->long_retry);
4028 atmel_set_mib8(priv, Local_Mib_Type, LOCAL_MIB_PREAMBLE_TYPE, priv->preamble);
4d791aad 4029 atmel_set_mib(priv, Mac_Address_Mib_Type, MAC_ADDR_MIB_MAC_ADDR_POS,
1da177e4
LT
4030 priv->dev->dev_addr, 6);
4031 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_PS_MODE_POS, ACTIVE_MODE);
4032 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_LISTEN_INTERVAL_POS, 1);
4033 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_BEACON_PER_POS, priv->default_beacon_period);
4034 atmel_set_mib(priv, Phy_Mib_Type, PHY_MIB_RATE_SET_POS, atmel_basic_rates, 4);
4035 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_CUR_PRIVACY_POS, priv->wep_is_on);
4036 if (priv->use_wpa)
4037 build_wpa_mib(priv);
4038 else
4039 build_wep_mib(priv);
4d791aad 4040
8830cb67 4041 if (old_state == STATION_STATE_READY) {
9a6301c1
DW
4042 union iwreq_data wrqu;
4043
4044 wrqu.data.length = 0;
4045 wrqu.data.flags = 0;
4046 wrqu.ap_addr.sa_family = ARPHRD_ETHER;
93803b33 4047 eth_zero_addr(wrqu.ap_addr.sa_data);
9a6301c1
DW
4048 wireless_send_event(priv->dev, SIOCGIWAP, &wrqu, NULL);
4049 }
4050
3c34a5d8 4051 return 0;
1da177e4
LT
4052}
4053
4d791aad
CP
4054static void atmel_send_command(struct atmel_private *priv, int command,
4055 void *cmd, int cmd_size)
1da177e4
LT
4056{
4057 if (cmd)
4d791aad 4058 atmel_copy_to_card(priv->dev, atmel_co(priv, CMD_BLOCK_PARAMETERS_OFFSET),
1da177e4 4059 cmd, cmd_size);
4d791aad 4060
1da177e4
LT
4061 atmel_wmem8(priv, atmel_co(priv, CMD_BLOCK_COMMAND_OFFSET), command);
4062 atmel_wmem8(priv, atmel_co(priv, CMD_BLOCK_STATUS_OFFSET), 0);
4063}
4d791aad
CP
4064
4065static int atmel_send_command_wait(struct atmel_private *priv, int command,
4066 void *cmd, int cmd_size)
1da177e4
LT
4067{
4068 int i, status;
4d791aad 4069
1da177e4 4070 atmel_send_command(priv, command, cmd, cmd_size);
4d791aad 4071
1da177e4
LT
4072 for (i = 5000; i; i--) {
4073 status = atmel_rmem8(priv, atmel_co(priv, CMD_BLOCK_STATUS_OFFSET));
4d791aad 4074 if (status != CMD_STATUS_IDLE &&
1da177e4
LT
4075 status != CMD_STATUS_IN_PROGRESS)
4076 break;
4077 udelay(20);
4078 }
4d791aad 4079
1da177e4
LT
4080 if (i == 0) {
4081 printk(KERN_ALERT "%s: failed to contact MAC.\n", priv->dev->name);
4082 status = CMD_STATUS_HOST_ERROR;
4d791aad 4083 } else {
1da177e4
LT
4084 if (command != CMD_EnableRadio)
4085 status = CMD_STATUS_COMPLETE;
4086 }
4d791aad 4087
1da177e4
LT
4088 return status;
4089}
4090
4091static u8 atmel_get_mib8(struct atmel_private *priv, u8 type, u8 index)
4092{
4093 struct get_set_mib m;
4094 m.type = type;
4095 m.size = 1;
4096 m.index = index;
4097
4098 atmel_send_command_wait(priv, CMD_Get_MIB_Vars, &m, MIB_HEADER_SIZE + 1);
4099 return atmel_rmem8(priv, atmel_co(priv, CMD_BLOCK_PARAMETERS_OFFSET + MIB_HEADER_SIZE));
4100}
4101
4102static void atmel_set_mib8(struct atmel_private *priv, u8 type, u8 index, u8 data)
4103{
4104 struct get_set_mib m;
4105 m.type = type;
4106 m.size = 1;
4107 m.index = index;
4108 m.data[0] = data;
4109
4110 atmel_send_command_wait(priv, CMD_Set_MIB_Vars, &m, MIB_HEADER_SIZE + 1);
4111}
4112
4d791aad
CP
4113static void atmel_set_mib16(struct atmel_private *priv, u8 type, u8 index,
4114 u16 data)
1da177e4
LT
4115{
4116 struct get_set_mib m;
4117 m.type = type;
4118 m.size = 2;
4119 m.index = index;
4120 m.data[0] = data;
4121 m.data[1] = data >> 8;
4122
4123 atmel_send_command_wait(priv, CMD_Set_MIB_Vars, &m, MIB_HEADER_SIZE + 2);
4124}
4125
4d791aad
CP
4126static void atmel_set_mib(struct atmel_private *priv, u8 type, u8 index,
4127 u8 *data, int data_len)
1da177e4
LT
4128{
4129 struct get_set_mib m;
4130 m.type = type;
4131 m.size = data_len;
4132 m.index = index;
4133
4134 if (data_len > MIB_MAX_DATA_BYTES)
4135 printk(KERN_ALERT "%s: MIB buffer too small.\n", priv->dev->name);
4d791aad 4136
1da177e4
LT
4137 memcpy(m.data, data, data_len);
4138 atmel_send_command_wait(priv, CMD_Set_MIB_Vars, &m, MIB_HEADER_SIZE + data_len);
4139}
4140
4d791aad
CP
4141static void atmel_get_mib(struct atmel_private *priv, u8 type, u8 index,
4142 u8 *data, int data_len)
1da177e4
LT
4143{
4144 struct get_set_mib m;
4145 m.type = type;
4146 m.size = data_len;
4147 m.index = index;
4d791aad 4148
1da177e4
LT
4149 if (data_len > MIB_MAX_DATA_BYTES)
4150 printk(KERN_ALERT "%s: MIB buffer too small.\n", priv->dev->name);
4d791aad 4151
1da177e4 4152 atmel_send_command_wait(priv, CMD_Get_MIB_Vars, &m, MIB_HEADER_SIZE + data_len);
4d791aad 4153 atmel_copy_to_host(priv->dev, data,
1da177e4
LT
4154 atmel_co(priv, CMD_BLOCK_PARAMETERS_OFFSET + MIB_HEADER_SIZE), data_len);
4155}
4156
4157static void atmel_writeAR(struct net_device *dev, u16 data)
4158{
4159 int i;
4160 outw(data, dev->base_addr + AR);
4161 /* Address register appears to need some convincing..... */
4d791aad 4162 for (i = 0; data != inw(dev->base_addr + AR) && i < 10; i++)
1da177e4
LT
4163 outw(data, dev->base_addr + AR);
4164}
4165
4d791aad 4166static void atmel_copy_to_card(struct net_device *dev, u16 dest,
2f26e8af 4167 const unsigned char *src, u16 len)
1da177e4
LT
4168{
4169 int i;
4170 atmel_writeAR(dev, dest);
4171 if (dest % 2) {
4172 atmel_write8(dev, DR, *src);
4173 src++; len--;
4174 }
4175 for (i = len; i > 1 ; i -= 2) {
4176 u8 lb = *src++;
4177 u8 hb = *src++;
4178 atmel_write16(dev, DR, lb | (hb << 8));
4179 }
4180 if (i)
4181 atmel_write8(dev, DR, *src);
4182}
4183
4d791aad
CP
4184static void atmel_copy_to_host(struct net_device *dev, unsigned char *dest,
4185 u16 src, u16 len)
1da177e4
LT
4186{
4187 int i;
4188 atmel_writeAR(dev, src);
4189 if (src % 2) {
4190 *dest = atmel_read8(dev, DR);
4191 dest++; len--;
4192 }
4193 for (i = len; i > 1 ; i -= 2) {
4194 u16 hw = atmel_read16(dev, DR);
4195 *dest++ = hw;
4196 *dest++ = hw >> 8;
4197 }
4198 if (i)
4199 *dest = atmel_read8(dev, DR);
4200}
4201
4202static void atmel_set_gcr(struct net_device *dev, u16 mask)
4203{
4204 outw(inw(dev->base_addr + GCR) | mask, dev->base_addr + GCR);
4205}
4206
4207static void atmel_clear_gcr(struct net_device *dev, u16 mask)
4208{
4209 outw(inw(dev->base_addr + GCR) & ~mask, dev->base_addr + GCR);
4210}
4211
4212static int atmel_lock_mac(struct atmel_private *priv)
4213{
4214 int i, j = 20;
4215 retry:
4216 for (i = 5000; i; i--) {
4217 if (!atmel_rmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_HOST_OFFSET)))
4218 break;
4219 udelay(20);
4220 }
4d791aad
CP
4221
4222 if (!i)
4223 return 0; /* timed out */
4224
1da177e4
LT
4225 atmel_wmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_MAC_OFFSET), 1);
4226 if (atmel_rmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_HOST_OFFSET))) {
4227 atmel_wmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_MAC_OFFSET), 0);
4d791aad
CP
4228 if (!j--)
4229 return 0; /* timed out */
1da177e4
LT
4230 goto retry;
4231 }
4d791aad 4232
1da177e4
LT
4233 return 1;
4234}
4235
4236static void atmel_wmem32(struct atmel_private *priv, u16 pos, u32 data)
4237{
4d791aad 4238 atmel_writeAR(priv->dev, pos);
1da177e4
LT
4239 atmel_write16(priv->dev, DR, data); /* card is little-endian */
4240 atmel_write16(priv->dev, DR, data >> 16);
4241}
4242
4243/***************************************************************************/
4244/* There follows the source form of the MAC address reading firmware */
4245/***************************************************************************/
4246#if 0
4247
4248/* Copyright 2003 Matthew T. Russotto */
4249/* But derived from the Atmel 76C502 firmware written by Atmel and */
4250/* included in "atmel wireless lan drivers" package */
4251/**
4252 This file is part of net.russotto.AtmelMACFW, hereto referred to
4253 as AtmelMACFW
4254
4255 AtmelMACFW is free software; you can redistribute it and/or modify
4256 it under the terms of the GNU General Public License version 2
4257 as published by the Free Software Foundation.
4258
4259 AtmelMACFW is distributed in the hope that it will be useful,
4260 but WITHOUT ANY WARRANTY; without even the implied warranty of
4261 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
4262 GNU General Public License for more details.
4263
4264 You should have received a copy of the GNU General Public License
36769159 4265 along with AtmelMACFW; if not, see <http://www.gnu.org/licenses/>.
1da177e4
LT
4266
4267****************************************************************************/
4268/* This firmware should work on the 76C502 RFMD, RFMD_D, and RFMD_E */
4269/* It will probably work on the 76C504 and 76C502 RFMD_3COM */
4270/* It only works on SPI EEPROM versions of the card. */
4271
4272/* This firmware initializes the SPI controller and clock, reads the MAC */
4273/* address from the EEPROM into SRAM, and puts the SRAM offset of the MAC */
4274/* address in MR2, and sets MR3 to 0x10 to indicate it is done */
4275/* It also puts a complete copy of the EEPROM in SRAM with the offset in */
4276/* MR4, for investigational purposes (maybe we can determine chip type */
4277/* from that?) */
4278
4279 .org 0
4280 .set MRBASE, 0x8000000
4281 .set CPSR_INITIAL, 0xD3 /* IRQ/FIQ disabled, ARM mode, Supervisor state */
4282 .set CPSR_USER, 0xD1 /* IRQ/FIQ disabled, ARM mode, USER state */
4283 .set SRAM_BASE, 0x02000000
4284 .set SP_BASE, 0x0F300000
4285 .set UNK_BASE, 0x0F000000 /* Some internal device, but which one? */
4286 .set SPI_CGEN_BASE, 0x0E000000 /* Some internal device, but which one? */
4287 .set UNK3_BASE, 0x02014000 /* Some internal device, but which one? */
4288 .set STACK_BASE, 0x5600
4289 .set SP_SR, 0x10
4290 .set SP_TDRE, 2 /* status register bit -- TDR empty */
4291 .set SP_RDRF, 1 /* status register bit -- RDR full */
4292 .set SP_SWRST, 0x80
4293 .set SP_SPIEN, 0x1
4294 .set SP_CR, 0 /* control register */
4295 .set SP_MR, 4 /* mode register */
4296 .set SP_RDR, 0x08 /* Read Data Register */
4297 .set SP_TDR, 0x0C /* Transmit Data Register */
4298 .set SP_CSR0, 0x30 /* chip select registers */
4299 .set SP_CSR1, 0x34
4300 .set SP_CSR2, 0x38
4301 .set SP_CSR3, 0x3C
4302 .set NVRAM_CMD_RDSR, 5 /* read status register */
4303 .set NVRAM_CMD_READ, 3 /* read data */
4304 .set NVRAM_SR_RDY, 1 /* RDY bit. This bit is inverted */
4305 .set SPI_8CLOCKS, 0xFF /* Writing this to the TDR doesn't do anything to the
4306 serial output, since SO is normally high. But it
4307 does cause 8 clock cycles and thus 8 bits to be
4308 clocked in to the chip. See Atmel's SPI
4d791aad 4309 controller (e.g. AT91M55800) timing and 4K
1da177e4 4310 SPI EEPROM manuals */
4d791aad 4311
1da177e4
LT
4312 .set NVRAM_SCRATCH, 0x02000100 /* arbitrary area for scratchpad memory */
4313 .set NVRAM_IMAGE, 0x02000200
4314 .set NVRAM_LENGTH, 0x0200
4315 .set MAC_ADDRESS_MIB, SRAM_BASE
4316 .set MAC_ADDRESS_LENGTH, 6
8830cb67 4317 .set MAC_BOOT_FLAG, 0x10
1da177e4
LT
4318 .set MR1, 0
4319 .set MR2, 4
4320 .set MR3, 8
4321 .set MR4, 0xC
4322RESET_VECTOR:
8830cb67 4323 b RESET_HANDLER
4d791aad 4324UNDEF_VECTOR:
8830cb67 4325 b HALT1
4d791aad 4326SWI_VECTOR:
8830cb67 4327 b HALT1
4d791aad 4328IABORT_VECTOR:
8830cb67 4329 b HALT1
4d791aad
CP
4330DABORT_VECTOR:
4331RESERVED_VECTOR:
8830cb67 4332 b HALT1
4d791aad 4333IRQ_VECTOR:
8830cb67 4334 b HALT1
4d791aad 4335FIQ_VECTOR:
1da177e4
LT
4336 b HALT1
4337HALT1: b HALT1
4338RESET_HANDLER:
4339 mov r0, #CPSR_INITIAL
4340 msr CPSR_c, r0 /* This is probably unnecessary */
4d791aad 4341
1da177e4
LT
4342/* I'm guessing this is initializing clock generator electronics for SPI */
4343 ldr r0, =SPI_CGEN_BASE
4344 mov r1, #0
4345 mov r1, r1, lsl #3
8830cb67 4346 orr r1, r1, #0
1da177e4
LT
4347 str r1, [r0]
4348 ldr r1, [r0, #28]
4349 bic r1, r1, #16
4350 str r1, [r0, #28]
4351 mov r1, #1
4352 str r1, [r0, #8]
4d791aad 4353
1da177e4
LT
4354 ldr r0, =MRBASE
4355 mov r1, #0
4356 strh r1, [r0, #MR1]
4357 strh r1, [r0, #MR2]
4358 strh r1, [r0, #MR3]
4359 strh r1, [r0, #MR4]
4360
4361 mov sp, #STACK_BASE
4362 bl SP_INIT
4363 mov r0, #10
4364 bl DELAY9
4365 bl GET_MAC_ADDR
4366 bl GET_WHOLE_NVRAM
4367 ldr r0, =MRBASE
4368 ldr r1, =MAC_ADDRESS_MIB
4369 strh r1, [r0, #MR2]
4370 ldr r1, =NVRAM_IMAGE
4371 strh r1, [r0, #MR4]
4372 mov r1, #MAC_BOOT_FLAG
4373 strh r1, [r0, #MR3]
4374HALT2: b HALT2
4375.func Get_Whole_NVRAM, GET_WHOLE_NVRAM
4376GET_WHOLE_NVRAM:
4377 stmdb sp!, {lr}
4378 mov r2, #0 /* 0th bytes of NVRAM */
4379 mov r3, #NVRAM_LENGTH
4380 mov r1, #0 /* not used in routine */
4381 ldr r0, =NVRAM_IMAGE
4382 bl NVRAM_XFER
4383 ldmia sp!, {lr}
4384 bx lr
4385.endfunc
4d791aad 4386
1da177e4
LT
4387.func Get_MAC_Addr, GET_MAC_ADDR
4388GET_MAC_ADDR:
4389 stmdb sp!, {lr}
4390 mov r2, #0x120 /* address of MAC Address within NVRAM */
4391 mov r3, #MAC_ADDRESS_LENGTH
4392 mov r1, #0 /* not used in routine */
4393 ldr r0, =MAC_ADDRESS_MIB
4394 bl NVRAM_XFER
4395 ldmia sp!, {lr}
4396 bx lr
4397.endfunc
4398.ltorg
4399.func Delay9, DELAY9
4400DELAY9:
4401 adds r0, r0, r0, LSL #3 /* r0 = r0 * 9 */
4d791aad 4402DELAYLOOP:
1da177e4
LT
4403 beq DELAY9_done
4404 subs r0, r0, #1
4405 b DELAYLOOP
4d791aad 4406DELAY9_done:
1da177e4 4407 bx lr
4d791aad 4408.endfunc
1da177e4
LT
4409
4410.func SP_Init, SP_INIT
4411SP_INIT:
4412 mov r1, #SP_SWRST
4413 ldr r0, =SP_BASE
4414 str r1, [r0, #SP_CR] /* reset the SPI */
4415 mov r1, #0
4416 str r1, [r0, #SP_CR] /* release SPI from reset state */
4417 mov r1, #SP_SPIEN
4418 str r1, [r0, #SP_MR] /* set the SPI to MASTER mode*/
4419 str r1, [r0, #SP_CR] /* enable the SPI */
4420
4421/* My guess would be this turns on the SPI clock */
4422 ldr r3, =SPI_CGEN_BASE
4423 ldr r1, [r3, #28]
4424 orr r1, r1, #0x2000
4425 str r1, [r3, #28]
4426
4427 ldr r1, =0x2000c01
4428 str r1, [r0, #SP_CSR0]
4429 ldr r1, =0x2000201
4430 str r1, [r0, #SP_CSR1]
4431 str r1, [r0, #SP_CSR2]
4432 str r1, [r0, #SP_CSR3]
4433 ldr r1, [r0, #SP_SR]
4434 ldr r0, [r0, #SP_RDR]
4435 bx lr
4436.endfunc
4d791aad 4437.func NVRAM_Init, NVRAM_INIT
1da177e4
LT
4438NVRAM_INIT:
4439 ldr r1, =SP_BASE
4440 ldr r0, [r1, #SP_RDR]
4441 mov r0, #NVRAM_CMD_RDSR
4442 str r0, [r1, #SP_TDR]
4d791aad 4443SP_loop1:
1da177e4
LT
4444 ldr r0, [r1, #SP_SR]
4445 tst r0, #SP_TDRE
4446 beq SP_loop1
4447
4448 mov r0, #SPI_8CLOCKS
4d791aad
CP
4449 str r0, [r1, #SP_TDR]
4450SP_loop2:
1da177e4
LT
4451 ldr r0, [r1, #SP_SR]
4452 tst r0, #SP_TDRE
4453 beq SP_loop2
4454
4455 ldr r0, [r1, #SP_RDR]
4d791aad 4456SP_loop3:
1da177e4
LT
4457 ldr r0, [r1, #SP_SR]
4458 tst r0, #SP_RDRF
4459 beq SP_loop3
4460
4461 ldr r0, [r1, #SP_RDR]
4462 and r0, r0, #255
4463 bx lr
4464.endfunc
4d791aad 4465
1da177e4
LT
4466.func NVRAM_Xfer, NVRAM_XFER
4467 /* r0 = dest address */
4468 /* r1 = not used */
4469 /* r2 = src address within NVRAM */
4470 /* r3 = length */
4471NVRAM_XFER:
4472 stmdb sp!, {r4, r5, lr}
4473 mov r5, r0 /* save r0 (dest address) */
4474 mov r4, r3 /* save r3 (length) */
4475 mov r0, r2, LSR #5 /* SPI memories put A8 in the command field */
4476 and r0, r0, #8
4d791aad 4477 add r0, r0, #NVRAM_CMD_READ
1da177e4
LT
4478 ldr r1, =NVRAM_SCRATCH
4479 strb r0, [r1, #0] /* save command in NVRAM_SCRATCH[0] */
4480 strb r2, [r1, #1] /* save low byte of source address in NVRAM_SCRATCH[1] */
4d791aad 4481_local1:
1da177e4
LT
4482 bl NVRAM_INIT
4483 tst r0, #NVRAM_SR_RDY
4484 bne _local1
4485 mov r0, #20
4486 bl DELAY9
4487 mov r2, r4 /* length */
4488 mov r1, r5 /* dest address */
4489 mov r0, #2 /* bytes to transfer in command */
4490 bl NVRAM_XFER2
4491 ldmia sp!, {r4, r5, lr}
4492 bx lr
4493.endfunc
4494
4495.func NVRAM_Xfer2, NVRAM_XFER2
4496NVRAM_XFER2:
4497 stmdb sp!, {r4, r5, r6, lr}
4498 ldr r4, =SP_BASE
4499 mov r3, #0
4500 cmp r0, #0
4501 bls _local2
4502 ldr r5, =NVRAM_SCRATCH
4d791aad 4503_local4:
1da177e4
LT
4504 ldrb r6, [r5, r3]
4505 str r6, [r4, #SP_TDR]
4506_local3:
4507 ldr r6, [r4, #SP_SR]
4508 tst r6, #SP_TDRE
4509 beq _local3
4510 add r3, r3, #1
4511 cmp r3, r0 /* r0 is # of bytes to send out (command+addr) */
4512 blo _local4
4513_local2:
4514 mov r3, #SPI_8CLOCKS
4515 str r3, [r4, #SP_TDR]
4516 ldr r0, [r4, #SP_RDR]
4d791aad 4517_local5:
1da177e4
LT
4518 ldr r0, [r4, #SP_SR]
4519 tst r0, #SP_RDRF
4520 beq _local5
4521 ldr r0, [r4, #SP_RDR] /* what's this byte? It's the byte read while writing the TDR -- nonsense, because the NVRAM doesn't read and write at the same time */
4522 mov r0, #0
4523 cmp r2, #0 /* r2 is # of bytes to copy in */
4524 bls _local6
4d791aad 4525_local7:
1da177e4
LT
4526 ldr r5, [r4, #SP_SR]
4527 tst r5, #SP_TDRE
4528 beq _local7
4529 str r3, [r4, #SP_TDR] /* r3 has SPI_8CLOCKS */
4d791aad 4530_local8:
1da177e4
LT
4531 ldr r5, [r4, #SP_SR]
4532 tst r5, #SP_RDRF
4533 beq _local8
4534 ldr r5, [r4, #SP_RDR] /* but didn't we read this byte above? */
4535 strb r5, [r1], #1 /* postindexed */
4536 add r0, r0, #1
4537 cmp r0, r2
4538 blo _local7 /* since we don't send another address, the NVRAM must be capable of sequential reads */
4539_local6:
4540 mov r0, #200
4541 bl DELAY9
4542 ldmia sp!, {r4, r5, r6, lr}
4543 bx lr
4544#endif