Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * madgemc.c: Driver for the Madge Smart 16/4 MC16 MCA token ring card. | |
3 | * | |
4 | * Written 2000 by Adam Fritzler | |
5 | * | |
6 | * This software may be used and distributed according to the terms | |
7 | * of the GNU General Public License, incorporated herein by reference. | |
8 | * | |
9 | * This driver module supports the following cards: | |
10 | * - Madge Smart 16/4 Ringnode MC16 | |
11 | * - Madge Smart 16/4 Ringnode MC32 (??) | |
12 | * | |
13 | * Maintainer(s): | |
14 | * AF Adam Fritzler mid@auk.cx | |
15 | * | |
16 | * Modification History: | |
17 | * 16-Jan-00 AF Created | |
18 | * | |
19 | */ | |
20 | static const char version[] = "madgemc.c: v0.91 23/01/2000 by Adam Fritzler\n"; | |
21 | ||
22 | #include <linux/module.h> | |
84c3ea01 | 23 | #include <linux/mca.h> |
1da177e4 LT |
24 | #include <linux/kernel.h> |
25 | #include <linux/errno.h> | |
26 | #include <linux/pci.h> | |
27 | #include <linux/init.h> | |
28 | #include <linux/netdevice.h> | |
29 | #include <linux/trdevice.h> | |
30 | ||
31 | #include <asm/system.h> | |
32 | #include <asm/io.h> | |
33 | #include <asm/irq.h> | |
34 | ||
35 | #include "tms380tr.h" | |
36 | #include "madgemc.h" /* Madge-specific constants */ | |
37 | ||
38 | #define MADGEMC_IO_EXTENT 32 | |
39 | #define MADGEMC_SIF_OFFSET 0x08 | |
40 | ||
84c3ea01 | 41 | struct card_info { |
1da177e4 LT |
42 | /* |
43 | * These are read from the BIA ROM. | |
44 | */ | |
45 | unsigned int manid; | |
46 | unsigned int cardtype; | |
47 | unsigned int cardrev; | |
48 | unsigned int ramsize; | |
49 | ||
50 | /* | |
51 | * These are read from the MCA POS registers. | |
52 | */ | |
53 | unsigned int burstmode:2; | |
54 | unsigned int fairness:1; /* 0 = Fair, 1 = Unfair */ | |
55 | unsigned int arblevel:4; | |
56 | unsigned int ringspeed:2; /* 0 = 4mb, 1 = 16, 2 = Auto/none */ | |
57 | unsigned int cabletype:1; /* 0 = RJ45, 1 = DB9 */ | |
1da177e4 | 58 | }; |
1da177e4 LT |
59 | |
60 | static int madgemc_open(struct net_device *dev); | |
61 | static int madgemc_close(struct net_device *dev); | |
62 | static int madgemc_chipset_init(struct net_device *dev); | |
84c3ea01 | 63 | static void madgemc_read_rom(struct net_device *dev, struct card_info *card); |
1da177e4 LT |
64 | static unsigned short madgemc_setnselout_pins(struct net_device *dev); |
65 | static void madgemc_setcabletype(struct net_device *dev, int type); | |
66 | ||
67 | static int madgemc_mcaproc(char *buf, int slot, void *d); | |
68 | ||
69 | static void madgemc_setregpage(struct net_device *dev, int page); | |
70 | static void madgemc_setsifsel(struct net_device *dev, int val); | |
71 | static void madgemc_setint(struct net_device *dev, int val); | |
72 | ||
73 | static irqreturn_t madgemc_interrupt(int irq, void *dev_id, struct pt_regs *regs); | |
74 | ||
75 | /* | |
76 | * These work around paging, however they don't guarentee you're on the | |
77 | * right page. | |
78 | */ | |
79 | #define SIFREADB(reg) (inb(dev->base_addr + ((reg<0x8)?reg:reg-0x8))) | |
80 | #define SIFWRITEB(val, reg) (outb(val, dev->base_addr + ((reg<0x8)?reg:reg-0x8))) | |
81 | #define SIFREADW(reg) (inw(dev->base_addr + ((reg<0x8)?reg:reg-0x8))) | |
82 | #define SIFWRITEW(val, reg) (outw(val, dev->base_addr + ((reg<0x8)?reg:reg-0x8))) | |
83 | ||
84 | /* | |
85 | * Read a byte-length value from the register. | |
86 | */ | |
87 | static unsigned short madgemc_sifreadb(struct net_device *dev, unsigned short reg) | |
88 | { | |
89 | unsigned short ret; | |
90 | if (reg<0x8) | |
91 | ret = SIFREADB(reg); | |
92 | else { | |
93 | madgemc_setregpage(dev, 1); | |
94 | ret = SIFREADB(reg); | |
95 | madgemc_setregpage(dev, 0); | |
96 | } | |
97 | return ret; | |
98 | } | |
99 | ||
100 | /* | |
101 | * Write a byte-length value to a register. | |
102 | */ | |
103 | static void madgemc_sifwriteb(struct net_device *dev, unsigned short val, unsigned short reg) | |
104 | { | |
105 | if (reg<0x8) | |
106 | SIFWRITEB(val, reg); | |
107 | else { | |
108 | madgemc_setregpage(dev, 1); | |
109 | SIFWRITEB(val, reg); | |
110 | madgemc_setregpage(dev, 0); | |
111 | } | |
112 | return; | |
113 | } | |
114 | ||
115 | /* | |
116 | * Read a word-length value from a register | |
117 | */ | |
118 | static unsigned short madgemc_sifreadw(struct net_device *dev, unsigned short reg) | |
119 | { | |
120 | unsigned short ret; | |
121 | if (reg<0x8) | |
122 | ret = SIFREADW(reg); | |
123 | else { | |
124 | madgemc_setregpage(dev, 1); | |
125 | ret = SIFREADW(reg); | |
126 | madgemc_setregpage(dev, 0); | |
127 | } | |
128 | return ret; | |
129 | } | |
130 | ||
131 | /* | |
132 | * Write a word-length value to a register. | |
133 | */ | |
134 | static void madgemc_sifwritew(struct net_device *dev, unsigned short val, unsigned short reg) | |
135 | { | |
136 | if (reg<0x8) | |
137 | SIFWRITEW(val, reg); | |
138 | else { | |
139 | madgemc_setregpage(dev, 1); | |
140 | SIFWRITEW(val, reg); | |
141 | madgemc_setregpage(dev, 0); | |
142 | } | |
143 | return; | |
144 | } | |
145 | ||
146 | ||
147 | ||
84c3ea01 | 148 | static int __devinit madgemc_probe(struct device *device) |
1da177e4 LT |
149 | { |
150 | static int versionprinted; | |
151 | struct net_device *dev; | |
152 | struct net_local *tp; | |
84c3ea01 JF |
153 | struct card_info *card; |
154 | struct mca_device *mdev = to_mca_device(device); | |
155 | int ret = 0, i = 0; | |
156 | ||
157 | if (versionprinted++ == 0) | |
158 | printk("%s", version); | |
159 | ||
160 | if(mca_device_claimed(mdev)) | |
161 | return -EBUSY; | |
162 | mca_device_set_claim(mdev, 1); | |
163 | ||
164 | dev = alloc_trdev(sizeof(struct net_local)); | |
165 | if (!dev) { | |
166 | printk("madgemc: unable to allocate dev space\n"); | |
167 | mca_device_set_claim(mdev, 0); | |
168 | ret = -ENOMEM; | |
169 | goto getout; | |
170 | } | |
1da177e4 | 171 | |
84c3ea01 JF |
172 | SET_MODULE_OWNER(dev); |
173 | dev->dma = 0; | |
1da177e4 | 174 | |
84c3ea01 JF |
175 | card = kmalloc(sizeof(struct card_info), GFP_KERNEL); |
176 | if (card==NULL) { | |
177 | printk("madgemc: unable to allocate card struct\n"); | |
178 | ret = -ENOMEM; | |
179 | goto getout1; | |
180 | } | |
181 | ||
182 | /* | |
183 | * Parse configuration information. This all comes | |
184 | * directly from the publicly available @002d.ADF. | |
185 | * Get it from Madge or your local ADF library. | |
186 | */ | |
187 | ||
188 | /* | |
189 | * Base address | |
190 | */ | |
191 | dev->base_addr = 0x0a20 + | |
192 | ((mdev->pos[2] & MC16_POS2_ADDR2)?0x0400:0) + | |
193 | ((mdev->pos[0] & MC16_POS0_ADDR1)?0x1000:0) + | |
194 | ((mdev->pos[3] & MC16_POS3_ADDR3)?0x2000:0); | |
195 | ||
196 | /* | |
197 | * Interrupt line | |
198 | */ | |
199 | switch(mdev->pos[0] >> 6) { /* upper two bits */ | |
1da177e4 LT |
200 | case 0x1: dev->irq = 3; break; |
201 | case 0x2: dev->irq = 9; break; /* IRQ 2 = IRQ 9 */ | |
202 | case 0x3: dev->irq = 10; break; | |
203 | default: dev->irq = 0; break; | |
84c3ea01 | 204 | } |
1da177e4 | 205 | |
84c3ea01 JF |
206 | if (dev->irq == 0) { |
207 | printk("%s: invalid IRQ\n", dev->name); | |
208 | ret = -EBUSY; | |
209 | goto getout2; | |
210 | } | |
1da177e4 | 211 | |
84c3ea01 JF |
212 | if (!request_region(dev->base_addr, MADGEMC_IO_EXTENT, |
213 | "madgemc")) { | |
214 | printk(KERN_INFO "madgemc: unable to setup Smart MC in slot %d because of I/O base conflict at 0x%04lx\n", mdev->slot, dev->base_addr); | |
1da177e4 | 215 | dev->base_addr += MADGEMC_SIF_OFFSET; |
84c3ea01 JF |
216 | ret = -EBUSY; |
217 | goto getout2; | |
218 | } | |
219 | dev->base_addr += MADGEMC_SIF_OFFSET; | |
220 | ||
221 | /* | |
222 | * Arbitration Level | |
223 | */ | |
224 | card->arblevel = ((mdev->pos[0] >> 1) & 0x7) + 8; | |
225 | ||
226 | /* | |
227 | * Burst mode and Fairness | |
228 | */ | |
229 | card->burstmode = ((mdev->pos[2] >> 6) & 0x3); | |
230 | card->fairness = ((mdev->pos[2] >> 4) & 0x1); | |
231 | ||
232 | /* | |
233 | * Ring Speed | |
234 | */ | |
235 | if ((mdev->pos[1] >> 2)&0x1) | |
236 | card->ringspeed = 2; /* not selected */ | |
237 | else if ((mdev->pos[2] >> 5) & 0x1) | |
238 | card->ringspeed = 1; /* 16Mb */ | |
239 | else | |
240 | card->ringspeed = 0; /* 4Mb */ | |
241 | ||
242 | /* | |
243 | * Cable type | |
244 | */ | |
245 | if ((mdev->pos[1] >> 6)&0x1) | |
246 | card->cabletype = 1; /* STP/DB9 */ | |
247 | else | |
248 | card->cabletype = 0; /* UTP/RJ-45 */ | |
249 | ||
250 | ||
251 | /* | |
252 | * ROM Info. This requires us to actually twiddle | |
253 | * bits on the card, so we must ensure above that | |
254 | * the base address is free of conflict (request_region above). | |
255 | */ | |
256 | madgemc_read_rom(dev, card); | |
1da177e4 | 257 | |
84c3ea01 JF |
258 | if (card->manid != 0x4d) { /* something went wrong */ |
259 | printk(KERN_INFO "%s: Madge MC ROM read failed (unknown manufacturer ID %02x)\n", dev->name, card->manid); | |
260 | goto getout3; | |
261 | } | |
1da177e4 | 262 | |
84c3ea01 JF |
263 | if ((card->cardtype != 0x08) && (card->cardtype != 0x0d)) { |
264 | printk(KERN_INFO "%s: Madge MC ROM read failed (unknown card ID %02x)\n", dev->name, card->cardtype); | |
265 | ret = -EIO; | |
266 | goto getout3; | |
267 | } | |
1da177e4 | 268 | |
84c3ea01 JF |
269 | /* All cards except Rev 0 and 1 MC16's have 256kb of RAM */ |
270 | if ((card->cardtype == 0x08) && (card->cardrev <= 0x01)) | |
271 | card->ramsize = 128; | |
272 | else | |
273 | card->ramsize = 256; | |
274 | ||
275 | printk("%s: %s Rev %d at 0x%04lx IRQ %d\n", | |
276 | dev->name, | |
277 | (card->cardtype == 0x08)?MADGEMC16_CARDNAME: | |
278 | MADGEMC32_CARDNAME, card->cardrev, | |
279 | dev->base_addr, dev->irq); | |
280 | ||
281 | if (card->cardtype == 0x0d) | |
282 | printk("%s: Warning: MC32 support is experimental and highly untested\n", dev->name); | |
283 | ||
284 | if (card->ringspeed==2) { /* Unknown */ | |
285 | printk("%s: Warning: Ring speed not set in POS -- Please run the reference disk and set it!\n", dev->name); | |
286 | card->ringspeed = 1; /* default to 16mb */ | |
287 | } | |
1da177e4 | 288 | |
84c3ea01 | 289 | printk("%s: RAM Size: %dKB\n", dev->name, card->ramsize); |
1da177e4 | 290 | |
84c3ea01 JF |
291 | printk("%s: Ring Speed: %dMb/sec on %s\n", dev->name, |
292 | (card->ringspeed)?16:4, | |
293 | card->cabletype?"STP/DB9":"UTP/RJ-45"); | |
294 | printk("%s: Arbitration Level: %d\n", dev->name, | |
295 | card->arblevel); | |
1da177e4 | 296 | |
84c3ea01 JF |
297 | printk("%s: Burst Mode: ", dev->name); |
298 | switch(card->burstmode) { | |
1da177e4 LT |
299 | case 0: printk("Cycle steal"); break; |
300 | case 1: printk("Limited burst"); break; | |
301 | case 2: printk("Delayed release"); break; | |
302 | case 3: printk("Immediate release"); break; | |
84c3ea01 JF |
303 | } |
304 | printk(" (%s)\n", (card->fairness)?"Unfair":"Fair"); | |
1da177e4 | 305 | |
1da177e4 | 306 | |
84c3ea01 JF |
307 | /* |
308 | * Enable SIF before we assign the interrupt handler, | |
309 | * just in case we get spurious interrupts that need | |
310 | * handling. | |
311 | */ | |
312 | outb(0, dev->base_addr + MC_CONTROL_REG0); /* sanity */ | |
313 | madgemc_setsifsel(dev, 1); | |
1fb9df5d | 314 | if (request_irq(dev->irq, madgemc_interrupt, IRQF_SHARED, |
84c3ea01 JF |
315 | "madgemc", dev)) { |
316 | ret = -EBUSY; | |
317 | goto getout3; | |
1da177e4 LT |
318 | } |
319 | ||
84c3ea01 JF |
320 | madgemc_chipset_init(dev); /* enables interrupts! */ |
321 | madgemc_setcabletype(dev, card->cabletype); | |
322 | ||
323 | /* Setup MCA structures */ | |
324 | mca_device_set_name(mdev, (card->cardtype == 0x08)?MADGEMC16_CARDNAME:MADGEMC32_CARDNAME); | |
325 | mca_set_adapter_procfn(mdev->slot, madgemc_mcaproc, dev); | |
326 | ||
327 | printk("%s: Ring Station Address: ", dev->name); | |
328 | printk("%2.2x", dev->dev_addr[0]); | |
329 | for (i = 1; i < 6; i++) | |
330 | printk(":%2.2x", dev->dev_addr[i]); | |
331 | printk("\n"); | |
332 | ||
333 | if (tmsdev_init(dev, device)) { | |
334 | printk("%s: unable to get memory for dev->priv.\n", | |
335 | dev->name); | |
336 | ret = -ENOMEM; | |
337 | goto getout4; | |
338 | } | |
339 | tp = netdev_priv(dev); | |
340 | ||
341 | /* | |
342 | * The MC16 is physically a 32bit card. However, Madge | |
343 | * insists on calling it 16bit, so I'll assume here that | |
344 | * they know what they're talking about. Cut off DMA | |
345 | * at 16mb. | |
346 | */ | |
347 | tp->setnselout = madgemc_setnselout_pins; | |
348 | tp->sifwriteb = madgemc_sifwriteb; | |
349 | tp->sifreadb = madgemc_sifreadb; | |
350 | tp->sifwritew = madgemc_sifwritew; | |
351 | tp->sifreadw = madgemc_sifreadw; | |
352 | tp->DataRate = (card->ringspeed)?SPEED_16:SPEED_4; | |
353 | ||
354 | memcpy(tp->ProductID, "Madge MCA 16/4 ", PROD_ID_SIZE + 1); | |
355 | ||
356 | dev->open = madgemc_open; | |
357 | dev->stop = madgemc_close; | |
358 | ||
359 | tp->tmspriv = card; | |
360 | dev_set_drvdata(device, dev); | |
361 | ||
362 | if (register_netdev(dev) == 0) | |
1da177e4 | 363 | return 0; |
84c3ea01 JF |
364 | |
365 | dev_set_drvdata(device, NULL); | |
366 | ret = -ENOMEM; | |
367 | getout4: | |
368 | free_irq(dev->irq, dev); | |
369 | getout3: | |
370 | release_region(dev->base_addr-MADGEMC_SIF_OFFSET, | |
371 | MADGEMC_IO_EXTENT); | |
372 | getout2: | |
373 | kfree(card); | |
374 | getout1: | |
375 | free_netdev(dev); | |
376 | getout: | |
377 | mca_device_set_claim(mdev, 0); | |
378 | return ret; | |
1da177e4 LT |
379 | } |
380 | ||
381 | /* | |
382 | * Handle interrupts generated by the card | |
383 | * | |
384 | * The MicroChannel Madge cards need slightly more handling | |
385 | * after an interrupt than other TMS380 cards do. | |
386 | * | |
387 | * First we must make sure it was this card that generated the | |
388 | * interrupt (since interrupt sharing is allowed). Then, | |
389 | * because we're using level-triggered interrupts (as is | |
390 | * standard on MCA), we must toggle the interrupt line | |
391 | * on the card in order to claim and acknowledge the interrupt. | |
392 | * Once that is done, the interrupt should be handlable in | |
393 | * the normal tms380tr_interrupt() routine. | |
394 | * | |
395 | * There's two ways we can check to see if the interrupt is ours, | |
396 | * both with their own disadvantages... | |
397 | * | |
398 | * 1) Read in the SIFSTS register from the TMS controller. This | |
399 | * is guarenteed to be accurate, however, there's a fairly | |
400 | * large performance penalty for doing so: the Madge chips | |
401 | * must request the register from the Eagle, the Eagle must | |
402 | * read them from its internal bus, and then take the route | |
403 | * back out again, for a 16bit read. | |
404 | * | |
405 | * 2) Use the MC_CONTROL_REG0_SINTR bit from the Madge ASICs. | |
406 | * The major disadvantage here is that the accuracy of the | |
407 | * bit is in question. However, it cuts out the extra read | |
408 | * cycles it takes to read the Eagle's SIF, as its only an | |
409 | * 8bit read, and theoretically the Madge bit is directly | |
410 | * connected to the interrupt latch coming out of the Eagle | |
411 | * hardware (that statement is not verified). | |
412 | * | |
413 | * I can't determine which of these methods has the best win. For now, | |
414 | * we make a compromise. Use the Madge way for the first interrupt, | |
415 | * which should be the fast-path, and then once we hit the first | |
416 | * interrupt, keep on trying using the SIF method until we've | |
417 | * exhausted all contiguous interrupts. | |
418 | * | |
419 | */ | |
420 | static irqreturn_t madgemc_interrupt(int irq, void *dev_id, struct pt_regs *regs) | |
421 | { | |
422 | int pending,reg1; | |
423 | struct net_device *dev; | |
424 | ||
425 | if (!dev_id) { | |
426 | printk("madgemc_interrupt: was not passed a dev_id!\n"); | |
427 | return IRQ_NONE; | |
428 | } | |
429 | ||
430 | dev = (struct net_device *)dev_id; | |
431 | ||
432 | /* Make sure its really us. -- the Madge way */ | |
433 | pending = inb(dev->base_addr + MC_CONTROL_REG0); | |
434 | if (!(pending & MC_CONTROL_REG0_SINTR)) | |
435 | return IRQ_NONE; /* not our interrupt */ | |
436 | ||
437 | /* | |
438 | * Since we're level-triggered, we may miss the rising edge | |
439 | * of the next interrupt while we're off handling this one, | |
440 | * so keep checking until the SIF verifies that it has nothing | |
441 | * left for us to do. | |
442 | */ | |
443 | pending = STS_SYSTEM_IRQ; | |
444 | do { | |
445 | if (pending & STS_SYSTEM_IRQ) { | |
446 | ||
447 | /* Toggle the interrupt to reset the latch on card */ | |
448 | reg1 = inb(dev->base_addr + MC_CONTROL_REG1); | |
449 | outb(reg1 ^ MC_CONTROL_REG1_SINTEN, | |
450 | dev->base_addr + MC_CONTROL_REG1); | |
451 | outb(reg1, dev->base_addr + MC_CONTROL_REG1); | |
452 | ||
453 | /* Continue handling as normal */ | |
454 | tms380tr_interrupt(irq, dev_id, regs); | |
455 | ||
456 | pending = SIFREADW(SIFSTS); /* restart - the SIF way */ | |
457 | ||
458 | } else | |
459 | return IRQ_HANDLED; | |
460 | } while (1); | |
461 | ||
462 | return IRQ_HANDLED; /* not reachable */ | |
463 | } | |
464 | ||
465 | /* | |
466 | * Set the card to the prefered ring speed. | |
467 | * | |
468 | * Unlike newer cards, the MC16/32 have their speed selection | |
469 | * circuit connected to the Madge ASICs and not to the TMS380 | |
470 | * NSELOUT pins. Set the ASIC bits correctly here, and return | |
471 | * zero to leave the TMS NSELOUT bits unaffected. | |
472 | * | |
473 | */ | |
474 | unsigned short madgemc_setnselout_pins(struct net_device *dev) | |
475 | { | |
476 | unsigned char reg1; | |
477 | struct net_local *tp = netdev_priv(dev); | |
478 | ||
479 | reg1 = inb(dev->base_addr + MC_CONTROL_REG1); | |
480 | ||
481 | if(tp->DataRate == SPEED_16) | |
482 | reg1 |= MC_CONTROL_REG1_SPEED_SEL; /* add for 16mb */ | |
483 | else if (reg1 & MC_CONTROL_REG1_SPEED_SEL) | |
484 | reg1 ^= MC_CONTROL_REG1_SPEED_SEL; /* remove for 4mb */ | |
485 | outb(reg1, dev->base_addr + MC_CONTROL_REG1); | |
486 | ||
487 | return 0; /* no change */ | |
488 | } | |
489 | ||
490 | /* | |
491 | * Set the register page. This equates to the SRSX line | |
492 | * on the TMS380Cx6. | |
493 | * | |
494 | * Register selection is normally done via three contiguous | |
495 | * bits. However, some boards (such as the MC16/32) use only | |
496 | * two bits, plus a separate bit in the glue chip. This | |
497 | * sets the SRSX bit (the top bit). See page 4-17 in the | |
498 | * Yellow Book for which registers are affected. | |
499 | * | |
500 | */ | |
501 | static void madgemc_setregpage(struct net_device *dev, int page) | |
502 | { | |
503 | static int reg1; | |
504 | ||
505 | reg1 = inb(dev->base_addr + MC_CONTROL_REG1); | |
506 | if ((page == 0) && (reg1 & MC_CONTROL_REG1_SRSX)) { | |
507 | outb(reg1 ^ MC_CONTROL_REG1_SRSX, | |
508 | dev->base_addr + MC_CONTROL_REG1); | |
509 | } | |
510 | else if (page == 1) { | |
511 | outb(reg1 | MC_CONTROL_REG1_SRSX, | |
512 | dev->base_addr + MC_CONTROL_REG1); | |
513 | } | |
514 | reg1 = inb(dev->base_addr + MC_CONTROL_REG1); | |
515 | ||
516 | return; | |
517 | } | |
518 | ||
519 | /* | |
520 | * The SIF registers are not mapped into register space by default | |
521 | * Set this to 1 to map them, 0 to map the BIA ROM. | |
522 | * | |
523 | */ | |
524 | static void madgemc_setsifsel(struct net_device *dev, int val) | |
525 | { | |
526 | unsigned int reg0; | |
527 | ||
528 | reg0 = inb(dev->base_addr + MC_CONTROL_REG0); | |
529 | if ((val == 0) && (reg0 & MC_CONTROL_REG0_SIFSEL)) { | |
530 | outb(reg0 ^ MC_CONTROL_REG0_SIFSEL, | |
531 | dev->base_addr + MC_CONTROL_REG0); | |
532 | } else if (val == 1) { | |
533 | outb(reg0 | MC_CONTROL_REG0_SIFSEL, | |
534 | dev->base_addr + MC_CONTROL_REG0); | |
535 | } | |
536 | reg0 = inb(dev->base_addr + MC_CONTROL_REG0); | |
537 | ||
538 | return; | |
539 | } | |
540 | ||
541 | /* | |
542 | * Enable SIF interrupts | |
543 | * | |
544 | * This does not enable interrupts in the SIF, but rather | |
545 | * enables SIF interrupts to be passed onto the host. | |
546 | * | |
547 | */ | |
548 | static void madgemc_setint(struct net_device *dev, int val) | |
549 | { | |
550 | unsigned int reg1; | |
551 | ||
552 | reg1 = inb(dev->base_addr + MC_CONTROL_REG1); | |
553 | if ((val == 0) && (reg1 & MC_CONTROL_REG1_SINTEN)) { | |
554 | outb(reg1 ^ MC_CONTROL_REG1_SINTEN, | |
555 | dev->base_addr + MC_CONTROL_REG1); | |
556 | } else if (val == 1) { | |
557 | outb(reg1 | MC_CONTROL_REG1_SINTEN, | |
558 | dev->base_addr + MC_CONTROL_REG1); | |
559 | } | |
560 | ||
561 | return; | |
562 | } | |
563 | ||
564 | /* | |
565 | * Cable type is set via control register 7. Bit zero high | |
566 | * for UTP, low for STP. | |
567 | */ | |
568 | static void madgemc_setcabletype(struct net_device *dev, int type) | |
569 | { | |
570 | outb((type==0)?MC_CONTROL_REG7_CABLEUTP:MC_CONTROL_REG7_CABLESTP, | |
571 | dev->base_addr + MC_CONTROL_REG7); | |
572 | } | |
573 | ||
574 | /* | |
575 | * Enable the functions of the Madge chipset needed for | |
576 | * full working order. | |
577 | */ | |
578 | static int madgemc_chipset_init(struct net_device *dev) | |
579 | { | |
580 | outb(0, dev->base_addr + MC_CONTROL_REG1); /* pull SRESET low */ | |
581 | tms380tr_wait(100); /* wait for card to reset */ | |
582 | ||
583 | /* bring back into normal operating mode */ | |
584 | outb(MC_CONTROL_REG1_NSRESET, dev->base_addr + MC_CONTROL_REG1); | |
585 | ||
586 | /* map SIF registers */ | |
587 | madgemc_setsifsel(dev, 1); | |
588 | ||
589 | /* enable SIF interrupts */ | |
590 | madgemc_setint(dev, 1); | |
591 | ||
592 | return 0; | |
593 | } | |
594 | ||
595 | /* | |
596 | * Disable the board, and put back into power-up state. | |
597 | */ | |
de70b4c8 | 598 | static void madgemc_chipset_close(struct net_device *dev) |
1da177e4 LT |
599 | { |
600 | /* disable interrupts */ | |
601 | madgemc_setint(dev, 0); | |
602 | /* unmap SIF registers */ | |
603 | madgemc_setsifsel(dev, 0); | |
604 | ||
605 | return; | |
606 | } | |
607 | ||
608 | /* | |
609 | * Read the card type (MC16 or MC32) from the card. | |
610 | * | |
611 | * The configuration registers are stored in two separate | |
612 | * pages. Pages are flipped by clearing bit 3 of CONTROL_REG0 (PAGE) | |
613 | * for page zero, or setting bit 3 for page one. | |
614 | * | |
615 | * Page zero contains the following data: | |
616 | * Byte 0: Manufacturer ID (0x4D -- ASCII "M") | |
617 | * Byte 1: Card type: | |
618 | * 0x08 for MC16 | |
619 | * 0x0D for MC32 | |
620 | * Byte 2: Card revision | |
621 | * Byte 3: Mirror of POS config register 0 | |
622 | * Byte 4: Mirror of POS 1 | |
623 | * Byte 5: Mirror of POS 2 | |
624 | * | |
625 | * Page one contains the following data: | |
626 | * Byte 0: Unused | |
627 | * Byte 1-6: BIA, MSB to LSB. | |
628 | * | |
629 | * Note that to read the BIA, we must unmap the SIF registers | |
630 | * by clearing bit 2 of CONTROL_REG0 (SIFSEL), as the data | |
631 | * will reside in the same logical location. For this reason, | |
632 | * _never_ read the BIA while the Eagle processor is running! | |
633 | * The SIF will be completely inaccessible until the BIA operation | |
634 | * is complete. | |
635 | * | |
636 | */ | |
84c3ea01 | 637 | static void madgemc_read_rom(struct net_device *dev, struct card_info *card) |
1da177e4 LT |
638 | { |
639 | unsigned long ioaddr; | |
640 | unsigned char reg0, reg1, tmpreg0, i; | |
641 | ||
84c3ea01 | 642 | ioaddr = dev->base_addr; |
1da177e4 LT |
643 | |
644 | reg0 = inb(ioaddr + MC_CONTROL_REG0); | |
645 | reg1 = inb(ioaddr + MC_CONTROL_REG1); | |
646 | ||
647 | /* Switch to page zero and unmap SIF */ | |
648 | tmpreg0 = reg0 & ~(MC_CONTROL_REG0_PAGE + MC_CONTROL_REG0_SIFSEL); | |
649 | outb(tmpreg0, ioaddr + MC_CONTROL_REG0); | |
650 | ||
651 | card->manid = inb(ioaddr + MC_ROM_MANUFACTURERID); | |
652 | card->cardtype = inb(ioaddr + MC_ROM_ADAPTERID); | |
653 | card->cardrev = inb(ioaddr + MC_ROM_REVISION); | |
654 | ||
655 | /* Switch to rom page one */ | |
656 | outb(tmpreg0 | MC_CONTROL_REG0_PAGE, ioaddr + MC_CONTROL_REG0); | |
657 | ||
658 | /* Read BIA */ | |
84c3ea01 | 659 | dev->addr_len = 6; |
1da177e4 | 660 | for (i = 0; i < 6; i++) |
84c3ea01 | 661 | dev->dev_addr[i] = inb(ioaddr + MC_ROM_BIA_START + i); |
1da177e4 LT |
662 | |
663 | /* Restore original register values */ | |
664 | outb(reg0, ioaddr + MC_CONTROL_REG0); | |
665 | outb(reg1, ioaddr + MC_CONTROL_REG1); | |
666 | ||
667 | return; | |
668 | } | |
669 | ||
670 | static int madgemc_open(struct net_device *dev) | |
671 | { | |
672 | /* | |
673 | * Go ahead and reinitialize the chipset again, just to | |
674 | * make sure we didn't get left in a bad state. | |
675 | */ | |
676 | madgemc_chipset_init(dev); | |
677 | tms380tr_open(dev); | |
678 | return 0; | |
679 | } | |
680 | ||
681 | static int madgemc_close(struct net_device *dev) | |
682 | { | |
683 | tms380tr_close(dev); | |
684 | madgemc_chipset_close(dev); | |
685 | return 0; | |
686 | } | |
687 | ||
688 | /* | |
689 | * Give some details available from /proc/mca/slotX | |
690 | */ | |
691 | static int madgemc_mcaproc(char *buf, int slot, void *d) | |
692 | { | |
693 | struct net_device *dev = (struct net_device *)d; | |
84c3ea01 JF |
694 | struct net_local *tp = dev->priv; |
695 | struct card_info *curcard = tp->tmspriv; | |
1da177e4 LT |
696 | int len = 0; |
697 | ||
1da177e4 LT |
698 | len += sprintf(buf+len, "-------\n"); |
699 | if (curcard) { | |
700 | struct net_local *tp = netdev_priv(dev); | |
701 | int i; | |
702 | ||
703 | len += sprintf(buf+len, "Card Revision: %d\n", curcard->cardrev); | |
704 | len += sprintf(buf+len, "RAM Size: %dkb\n", curcard->ramsize); | |
705 | len += sprintf(buf+len, "Cable type: %s\n", (curcard->cabletype)?"STP/DB9":"UTP/RJ-45"); | |
706 | len += sprintf(buf+len, "Configured ring speed: %dMb/sec\n", (curcard->ringspeed)?16:4); | |
707 | len += sprintf(buf+len, "Running ring speed: %dMb/sec\n", (tp->DataRate==SPEED_16)?16:4); | |
708 | len += sprintf(buf+len, "Device: %s\n", dev->name); | |
709 | len += sprintf(buf+len, "IO Port: 0x%04lx\n", dev->base_addr); | |
710 | len += sprintf(buf+len, "IRQ: %d\n", dev->irq); | |
711 | len += sprintf(buf+len, "Arbitration Level: %d\n", curcard->arblevel); | |
712 | len += sprintf(buf+len, "Burst Mode: "); | |
713 | switch(curcard->burstmode) { | |
714 | case 0: len += sprintf(buf+len, "Cycle steal"); break; | |
715 | case 1: len += sprintf(buf+len, "Limited burst"); break; | |
716 | case 2: len += sprintf(buf+len, "Delayed release"); break; | |
717 | case 3: len += sprintf(buf+len, "Immediate release"); break; | |
718 | } | |
719 | len += sprintf(buf+len, " (%s)\n", (curcard->fairness)?"Unfair":"Fair"); | |
720 | ||
721 | len += sprintf(buf+len, "Ring Station Address: "); | |
722 | len += sprintf(buf+len, "%2.2x", dev->dev_addr[0]); | |
723 | for (i = 1; i < 6; i++) | |
724 | len += sprintf(buf+len, " %2.2x", dev->dev_addr[i]); | |
725 | len += sprintf(buf+len, "\n"); | |
726 | } else | |
727 | len += sprintf(buf+len, "Card not configured\n"); | |
728 | ||
729 | return len; | |
730 | } | |
731 | ||
84c3ea01 | 732 | static int __devexit madgemc_remove(struct device *device) |
1da177e4 | 733 | { |
84c3ea01 JF |
734 | struct net_device *dev = dev_get_drvdata(device); |
735 | struct net_local *tp; | |
736 | struct card_info *card; | |
737 | ||
5d9428de | 738 | BUG_ON(!dev); |
84c3ea01 JF |
739 | |
740 | tp = dev->priv; | |
741 | card = tp->tmspriv; | |
742 | kfree(card); | |
743 | tp->tmspriv = NULL; | |
744 | ||
745 | unregister_netdev(dev); | |
746 | release_region(dev->base_addr-MADGEMC_SIF_OFFSET, MADGEMC_IO_EXTENT); | |
747 | free_irq(dev->irq, dev); | |
748 | tmsdev_term(dev); | |
749 | free_netdev(dev); | |
750 | dev_set_drvdata(device, NULL); | |
751 | ||
752 | return 0; | |
753 | } | |
754 | ||
755 | static short madgemc_adapter_ids[] __initdata = { | |
756 | 0x002d, | |
757 | 0x0000 | |
758 | }; | |
759 | ||
760 | static struct mca_driver madgemc_driver = { | |
761 | .id_table = madgemc_adapter_ids, | |
762 | .driver = { | |
763 | .name = "madgemc", | |
764 | .bus = &mca_bus_type, | |
765 | .probe = madgemc_probe, | |
766 | .remove = __devexit_p(madgemc_remove), | |
767 | }, | |
768 | }; | |
769 | ||
770 | static int __init madgemc_init (void) | |
771 | { | |
772 | return mca_register_driver (&madgemc_driver); | |
773 | } | |
774 | ||
775 | static void __exit madgemc_exit (void) | |
776 | { | |
777 | mca_unregister_driver (&madgemc_driver); | |
1da177e4 LT |
778 | } |
779 | ||
84c3ea01 | 780 | module_init(madgemc_init); |
1da177e4 LT |
781 | module_exit(madgemc_exit); |
782 | ||
783 | MODULE_LICENSE("GPL"); | |
784 |