projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'fix/hda' into topic/hda
[linux-2.6-block.git] / drivers / net / sky2.c
CommitLineData
cd28ab6a
SH		 1/*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
798b6b19 13 * the Free Software Foundation; either version 2 of the License.
cd28ab6a
SH		 14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
793b883e 17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
cd28ab6a
SH		 18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
793b883e 25#include <linux/crc32.h>
cd28ab6a 26#include <linux/kernel.h>
cd28ab6a
SH		 27#include <linux/module.h>
28#include <linux/netdevice.h>
d0bbccfa 29#include <linux/dma-mapping.h>
cd28ab6a
SH		 30#include <linux/etherdevice.h>
31#include <linux/ethtool.h>
32#include <linux/pci.h>
33#include <linux/ip.h>
c9bdd4b5 34#include <net/ip.h>
cd28ab6a
SH		 35#include <linux/tcp.h>
36#include <linux/in.h>
37#include <linux/delay.h>
91c86df5 38#include <linux/workqueue.h>
d1f13708 39#include <linux/if_vlan.h>
d70cd51a 40#include <linux/prefetch.h>
3cf26753 41#include <linux/debugfs.h>
ef743d33 42#include <linux/mii.h>
cd28ab6a
SH		 43
44#include <asm/irq.h>
45
d1f13708 46#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
47#define SKY2_VLAN_TAG_USED 1
48#endif
49
cd28ab6a
SH		 50#include "sky2.h"
51
52#define DRV_NAME "sky2"
0c3f450b 53#define DRV_VERSION "1.25"
cd28ab6a
SH		 54#define PFX DRV_NAME " "
55
56/*
57 * The Yukon II chipset takes 64 bit command blocks (called list elements)
58 * that are organized into three (receive, transmit, status) different rings
14d0263f 59 * similar to Tigon3.
cd28ab6a
SH		 60 */
61
14d0263f 62#define RX_LE_SIZE 1024
cd28ab6a 63#define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
14d0263f 64#define RX_MAX_PENDING (RX_LE_SIZE/6 - 2)
13210ce5 65#define RX_DEF_PENDING RX_MAX_PENDING
793b883e 66
ee5f68fe 67/* This is the worst case number of transmit list elements for a single skb:
07e31637
SH		 68 VLAN:GSO + CKSUM + Data + skb_frags * DMA */
69#define MAX_SKB_TX_LE (2 + (sizeof(dma_addr_t)/sizeof(u32))*(MAX_SKB_FRAGS+1))
e9c1be80 70#define TX_MIN_PENDING (MAX_SKB_TX_LE+1)
ee5f68fe
SH		 71#define TX_MAX_PENDING 4096
72#define TX_DEF_PENDING 127
cd28ab6a 73
793b883e 74#define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
cd28ab6a 75#define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
cd28ab6a
SH		 76#define TX_WATCHDOG (5 * HZ)
77#define NAPI_WEIGHT 64
78#define PHY_RETRIES 1000
79
f4331a6d
SH		 80#define SKY2_EEPROM_MAGIC 0x9955aabb
81
82
cb5d9547
SH		 83#define RING_NEXT(x,s) (((x)+1) & ((s)-1))
84
cd28ab6a 85static const u32 default_msg =
793b883e
SH		 86 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
87 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
3be92a70 88 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
cd28ab6a 89
793b883e 90static int debug = -1; /* defaults above */
cd28ab6a
SH		 91module_param(debug, int, 0);
92MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
93
14d0263f 94static int copybreak __read_mostly = 128;
bdb5c58e
SH		 95module_param(copybreak, int, 0);
96MODULE_PARM_DESC(copybreak, "Receive copy threshold");
97
fb2690a9
SH		 98static int disable_msi = 0;
99module_param(disable_msi, int, 0);
100MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
101
e6cac9ba 102static DEFINE_PCI_DEVICE_TABLE(sky2_id_table) = {
e5b74c7d
SH		 103 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) }, /* SK-9Sxx */
104 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) }, /* SK-9Exx */
2d2a3871 105 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */
2f4a66ad 106 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4001) }, /* DGE-550SX */
508f89e7 107 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B02) }, /* DGE-560SX */
f1a0b6f5 108 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B03) }, /* DGE-550T */
e5b74c7d
SH		 109 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) }, /* 88E8021 */
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) }, /* 88E8022 */
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) }, /* 88E8061 */
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) }, /* 88E8062 */
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) }, /* 88E8021 */
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) }, /* 88E8022 */
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) }, /* 88E8061 */
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) }, /* 88E8062 */
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) }, /* 88E8035 */
118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) }, /* 88E8036 */
119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) }, /* 88E8038 */
120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4353) }, /* 88E8039 */
05745c4a 121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4354) }, /* 88E8040 */
a3b4fced 122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4355) }, /* 88E8040T */
e5b74c7d 123 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4356) }, /* 88EC033 */
5a37a68d 124 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4357) }, /* 88E8042 */
05745c4a 125 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x435A) }, /* 88E8048 */
e5b74c7d
SH		 126 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) }, /* 88E8052 */
127 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) }, /* 88E8050 */
128 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) }, /* 88E8053 */
129 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) }, /* 88E8055 */
130 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4364) }, /* 88E8056 */
05745c4a 131 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4365) }, /* 88E8070 */
e5b74c7d
SH		 132 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4366) }, /* 88EC036 */
133 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4367) }, /* 88EC032 */
134 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4368) }, /* 88EC034 */
f1a0b6f5
SH		 135 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4369) }, /* 88EC042 */
136 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436A) }, /* 88E8058 */
69161611 137 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436B) }, /* 88E8071 */
5a37a68d 138 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436C) }, /* 88E8072 */
ed4d4161
SH		 139 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436D) }, /* 88E8055 */
140 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4370) }, /* 88E8075 */
0ce8b98d 141 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4380) }, /* 88E8057 */
cd28ab6a
SH		 142 { 0 }
143};
793b883e 144
cd28ab6a
SH		 145MODULE_DEVICE_TABLE(pci, sky2_id_table);
146
147/* Avoid conditionals by using array */
148static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
149static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
f4ea431b 150static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 };
cd28ab6a 151
d1b139c0
SH		 152static void sky2_set_multicast(struct net_device *dev);
153
af043aa5 154/* Access to PHY via serial interconnect */
ef743d33 155static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
cd28ab6a
SH		 156{
157 int i;
158
159 gma_write16(hw, port, GM_SMI_DATA, val);
160 gma_write16(hw, port, GM_SMI_CTRL,
161 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
162
163 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 164 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
165 if (ctrl == 0xffff)
166 goto io_error;
167
168 if (!(ctrl & GM_SMI_CT_BUSY))
ef743d33 169 return 0;
af043aa5
SH		 170
171 udelay(10);
cd28ab6a 172 }
ef743d33 173
af043aa5 174 dev_warn(&hw->pdev->dev,"%s: phy write timeout\n", hw->dev[port]->name);
ef743d33 175 return -ETIMEDOUT;
af043aa5
SH		 176
177io_error:
178 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
179 return -EIO;
cd28ab6a
SH		 180}
181
ef743d33 182static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
cd28ab6a
SH		 183{
184 int i;
185
793b883e 186 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
cd28ab6a
SH		 187 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
188
189 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 190 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
191 if (ctrl == 0xffff)
192 goto io_error;
193
194 if (ctrl & GM_SMI_CT_RD_VAL) {
ef743d33 195 *val = gma_read16(hw, port, GM_SMI_DATA);
196 return 0;
197 }
198
af043aa5 199 udelay(10);
cd28ab6a
SH		 200 }
201
af043aa5 202 dev_warn(&hw->pdev->dev, "%s: phy read timeout\n", hw->dev[port]->name);
ef743d33 203 return -ETIMEDOUT;
af043aa5
SH		 204io_error:
205 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
206 return -EIO;
ef743d33 207}
208
af043aa5 209static inline u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
ef743d33 210{
211 u16 v;
af043aa5 212 __gm_phy_read(hw, port, reg, &v);
ef743d33 213 return v;
cd28ab6a
SH		 214}
215
5afa0a9c 216
ae306cca
SH		 217static void sky2_power_on(struct sky2_hw *hw)
218{
219 /* switch power to VCC (WA for VAUX problem) */
220 sky2_write8(hw, B0_POWER_CTRL,
221 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
5afa0a9c 222
ae306cca
SH		 223 /* disable Core Clock Division, */
224 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
d3bcfbeb 225
ae306cca
SH		 226 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
227 /* enable bits are inverted */
228 sky2_write8(hw, B2_Y2_CLK_GATE,
229 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
230 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
231 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
232 else
233 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
977bdf06 234
ea76e635 235 if (hw->flags & SKY2_HW_ADV_POWER_CTL) {
fc99fe06 236 u32 reg;
5afa0a9c 237
b32f40c4 238 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
b2345773 239
b32f40c4 240 reg = sky2_pci_read32(hw, PCI_DEV_REG4);
fc99fe06
SH		 241 /* set all bits to 0 except bits 15..12 and 8 */
242 reg &= P_ASPM_CONTROL_MSK;
b32f40c4 243 sky2_pci_write32(hw, PCI_DEV_REG4, reg);
fc99fe06 244
b32f40c4 245 reg = sky2_pci_read32(hw, PCI_DEV_REG5);
fc99fe06
SH		 246 /* set all bits to 0 except bits 28 & 27 */
247 reg &= P_CTL_TIM_VMAIN_AV_MSK;
b32f40c4 248 sky2_pci_write32(hw, PCI_DEV_REG5, reg);
fc99fe06 249
b32f40c4 250 sky2_pci_write32(hw, PCI_CFG_REG_1, 0);
8f70920f
SH		 251
252 /* Enable workaround for dev 4.107 on Yukon-Ultra & Extreme */
253 reg = sky2_read32(hw, B2_GP_IO);
254 reg |= GLB_GPIO_STAT_RACE_DIS;
255 sky2_write32(hw, B2_GP_IO, reg);
b2345773
SH		 256
257 sky2_read32(hw, B2_GP_IO);
5afa0a9c 258 }
10547ae2
SH		 259
260 /* Turn on "driver loaded" LED */
261 sky2_write16(hw, B0_CTST, Y2_LED_STAT_ON);
ae306cca 262}
5afa0a9c 263
ae306cca
SH		 264static void sky2_power_aux(struct sky2_hw *hw)
265{
266 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
267 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
268 else
269 /* enable bits are inverted */
270 sky2_write8(hw, B2_Y2_CLK_GATE,
271 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
272 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
273 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
274
c23ddf8f
SH		 275 /* switch power to VAUX if supported and PME from D3cold */
276 if ( (sky2_read32(hw, B0_CTST) & Y2_VAUX_AVAIL) &&
277 pci_pme_capable(hw->pdev, PCI_D3cold))
ae306cca
SH		 278 sky2_write8(hw, B0_POWER_CTRL,
279 (PC_VAUX_ENA | PC_VCC_ENA |
280 PC_VAUX_ON | PC_VCC_OFF));
10547ae2
SH		 281
282 /* turn off "driver loaded LED" */
283 sky2_write16(hw, B0_CTST, Y2_LED_STAT_OFF);
5afa0a9c 284}
285
d3bcfbeb 286static void sky2_gmac_reset(struct sky2_hw *hw, unsigned port)
cd28ab6a
SH		 287{
288 u16 reg;
289
290 /* disable all GMAC IRQ's */
291 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
793b883e 292
cd28ab6a
SH		 293 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
294 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
295 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
296 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
297
298 reg = gma_read16(hw, port, GM_RX_CTRL);
299 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
300 gma_write16(hw, port, GM_RX_CTRL, reg);
301}
302
16ad91e1
SH		 303/* flow control to advertise bits */
304static const u16 copper_fc_adv[] = {
305 [FC_NONE] = 0,
306 [FC_TX] = PHY_M_AN_ASP,
307 [FC_RX] = PHY_M_AN_PC,
308 [FC_BOTH] = PHY_M_AN_PC | PHY_M_AN_ASP,
309};
310
311/* flow control to advertise bits when using 1000BaseX */
312static const u16 fiber_fc_adv[] = {
df3fe1f3 313 [FC_NONE] = PHY_M_P_NO_PAUSE_X,
16ad91e1
SH		 314 [FC_TX] = PHY_M_P_ASYM_MD_X,
315 [FC_RX] = PHY_M_P_SYM_MD_X,
df3fe1f3 316 [FC_BOTH] = PHY_M_P_BOTH_MD_X,
16ad91e1
SH		 317};
318
319/* flow control to GMA disable bits */
320static const u16 gm_fc_disable[] = {
321 [FC_NONE] = GM_GPCR_FC_RX_DIS | GM_GPCR_FC_TX_DIS,
322 [FC_TX] = GM_GPCR_FC_RX_DIS,
323 [FC_RX] = GM_GPCR_FC_TX_DIS,
324 [FC_BOTH] = 0,
325};
326
327
cd28ab6a
SH		 328static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
329{
330 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
2eaba1a2 331 u16 ctrl, ct1000, adv, pg, ledctrl, ledover, reg;
cd28ab6a 332
0ea065e5 333 if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED) &&
ea76e635 334 !(hw->flags & SKY2_HW_NEWER_PHY)) {
cd28ab6a
SH		 335 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
336
337 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
793b883e 338 PHY_M_EC_MAC_S_MSK);
cd28ab6a
SH		 339 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
340
53419c68 341 /* on PHY 88E1040 Rev.D0 (and newer) downshift control changed */
cd28ab6a 342 if (hw->chip_id == CHIP_ID_YUKON_EC)
53419c68 343 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 344 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
345 else
53419c68
SH		 346 /* set master & slave downshift counter to 1x */
347 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
cd28ab6a
SH		 348
349 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
350 }
351
352 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
b89165f2 353 if (sky2_is_copper(hw)) {
05745c4a 354 if (!(hw->flags & SKY2_HW_GIGABIT)) {
cd28ab6a
SH		 355 /* enable automatic crossover */
356 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
6d3105d5
SH		 357
358 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
359 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
360 u16 spec;
361
362 /* Enable Class A driver for FE+ A0 */
363 spec = gm_phy_read(hw, port, PHY_MARV_FE_SPEC_2);
364 spec |= PHY_M_FESC_SEL_CL_A;
365 gm_phy_write(hw, port, PHY_MARV_FE_SPEC_2, spec);
366 }
cd28ab6a
SH		 367 } else {
368 /* disable energy detect */
369 ctrl &= ~PHY_M_PC_EN_DET_MSK;
370
371 /* enable automatic crossover */
372 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
373
53419c68 374 /* downshift on PHY 88E1112 and 88E1149 is changed */
0ea065e5 375 if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED)
ea76e635 376 && (hw->flags & SKY2_HW_NEWER_PHY)) {
53419c68 377 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 378 ctrl &= ~PHY_M_PC_DSC_MSK;
379 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
380 }
381 }
cd28ab6a
SH		 382 } else {
383 /* workaround for deviation #4.88 (CRC errors) */
384 /* disable Automatic Crossover */
385
386 ctrl &= ~PHY_M_PC_MDIX_MSK;
b89165f2 387 }
cd28ab6a 388
b89165f2
SH		 389 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
390
391 /* special setup for PHY 88E1112 Fiber */
ea76e635 392 if (hw->chip_id == CHIP_ID_YUKON_XL && (hw->flags & SKY2_HW_FIBRE_PHY)) {
b89165f2 393 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a 394
b89165f2
SH		 395 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
396 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
397 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
398 ctrl &= ~PHY_M_MAC_MD_MSK;
399 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
400 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
401
402 if (hw->pmd_type == 'P') {
cd28ab6a
SH		 403 /* select page 1 to access Fiber registers */
404 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
b89165f2
SH		 405
406 /* for SFP-module set SIGDET polarity to low */
407 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
408 ctrl |= PHY_M_FIB_SIGD_POL;
34dd962b 409 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
cd28ab6a 410 }
b89165f2
SH		 411
412 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a
SH		 413 }
414
7800fddc 415 ctrl = PHY_CT_RESET;
cd28ab6a
SH		 416 ct1000 = 0;
417 adv = PHY_AN_CSMA;
2eaba1a2 418 reg = 0;
cd28ab6a 419
0ea065e5 420 if (sky2->flags & SKY2_FLAG_AUTO_SPEED) {
b89165f2 421 if (sky2_is_copper(hw)) {
cd28ab6a
SH		 422 if (sky2->advertising & ADVERTISED_1000baseT_Full)
423 ct1000 |= PHY_M_1000C_AFD;
424 if (sky2->advertising & ADVERTISED_1000baseT_Half)
425 ct1000 |= PHY_M_1000C_AHD;
426 if (sky2->advertising & ADVERTISED_100baseT_Full)
427 adv |= PHY_M_AN_100_FD;
428 if (sky2->advertising & ADVERTISED_100baseT_Half)
429 adv |= PHY_M_AN_100_HD;
430 if (sky2->advertising & ADVERTISED_10baseT_Full)
431 adv |= PHY_M_AN_10_FD;
432 if (sky2->advertising & ADVERTISED_10baseT_Half)
433 adv |= PHY_M_AN_10_HD;
709c6e7b 434
b89165f2
SH		 435 } else { /* special defines for FIBER (88E1040S only) */
436 if (sky2->advertising & ADVERTISED_1000baseT_Full)
437 adv |= PHY_M_AN_1000X_AFD;
438 if (sky2->advertising & ADVERTISED_1000baseT_Half)
439 adv |= PHY_M_AN_1000X_AHD;
709c6e7b 440 }
cd28ab6a
SH		 441
442 /* Restart Auto-negotiation */
443 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
444 } else {
445 /* forced speed/duplex settings */
446 ct1000 = PHY_M_1000C_MSE;
447
0ea065e5
SH		 448 /* Disable auto update for duplex flow control and duplex */
449 reg |= GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_SPD_DIS;
cd28ab6a
SH		 450
451 switch (sky2->speed) {
452 case SPEED_1000:
453 ctrl |= PHY_CT_SP1000;
2eaba1a2 454 reg |= GM_GPCR_SPEED_1000;
cd28ab6a
SH		 455 break;
456 case SPEED_100:
457 ctrl |= PHY_CT_SP100;
2eaba1a2 458 reg |= GM_GPCR_SPEED_100;
cd28ab6a
SH		 459 break;
460 }
461
2eaba1a2
SH		 462 if (sky2->duplex == DUPLEX_FULL) {
463 reg |= GM_GPCR_DUP_FULL;
464 ctrl |= PHY_CT_DUP_MD;
16ad91e1
SH		 465 } else if (sky2->speed < SPEED_1000)
466 sky2->flow_mode = FC_NONE;
0ea065e5 467 }
2eaba1a2 468
0ea065e5
SH		 469 if (sky2->flags & SKY2_FLAG_AUTO_PAUSE) {
470 if (sky2_is_copper(hw))
471 adv |= copper_fc_adv[sky2->flow_mode];
472 else
473 adv |= fiber_fc_adv[sky2->flow_mode];
474 } else {
475 reg |= GM_GPCR_AU_FCT_DIS;
16ad91e1 476 reg |= gm_fc_disable[sky2->flow_mode];
2eaba1a2
SH		 477
478 /* Forward pause packets to GMAC? */
16ad91e1 479 if (sky2->flow_mode & FC_RX)
2eaba1a2
SH		 480 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
481 else
482 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
cd28ab6a
SH		 483 }
484
2eaba1a2
SH		 485 gma_write16(hw, port, GM_GP_CTRL, reg);
486
05745c4a 487 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a
SH		 488 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
489
490 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
491 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
492
493 /* Setup Phy LED's */
494 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
495 ledover = 0;
496
497 switch (hw->chip_id) {
498 case CHIP_ID_YUKON_FE:
499 /* on 88E3082 these bits are at 11..9 (shifted left) */
500 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
501
502 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
503
504 /* delete ACT LED control bits */
505 ctrl &= ~PHY_M_FELP_LED1_MSK;
506 /* change ACT LED control to blink mode */
507 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
508 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
509 break;
510
05745c4a
SH		 511 case CHIP_ID_YUKON_FE_P:
512 /* Enable Link Partner Next Page */
513 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
514 ctrl |= PHY_M_PC_ENA_LIP_NP;
515
516 /* disable Energy Detect and enable scrambler */
517 ctrl &= ~(PHY_M_PC_ENA_ENE_DT | PHY_M_PC_DIS_SCRAMB);
518 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
519
520 /* set LED2 -> ACT, LED1 -> LINK, LED0 -> SPEED */
521 ctrl = PHY_M_FELP_LED2_CTRL(LED_PAR_CTRL_ACT_BL) |
522 PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_LINK) |
523 PHY_M_FELP_LED0_CTRL(LED_PAR_CTRL_SPEED);
524
525 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
526 break;
527
cd28ab6a 528 case CHIP_ID_YUKON_XL:
793b883e 529 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a
SH		 530
531 /* select page 3 to access LED control register */
532 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
533
534 /* set LED Function Control register */
ed6d32c7
SH		 535 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
536 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
537 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
538 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
539 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
cd28ab6a
SH		 540
541 /* set Polarity Control register */
542 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
793b883e
SH		 543 (PHY_M_POLC_LS1_P_MIX(4) |
544 PHY_M_POLC_IS0_P_MIX(4) |
545 PHY_M_POLC_LOS_CTRL(2) |
546 PHY_M_POLC_INIT_CTRL(2) |
547 PHY_M_POLC_STA1_CTRL(2) |
548 PHY_M_POLC_STA0_CTRL(2)));
cd28ab6a
SH		 549
550 /* restore page register */
793b883e 551 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a 552 break;
93745494 553
ed6d32c7 554 case CHIP_ID_YUKON_EC_U:
93745494 555 case CHIP_ID_YUKON_EX:
ed4d4161 556 case CHIP_ID_YUKON_SUPR:
ed6d32c7
SH		 557 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
558
559 /* select page 3 to access LED control register */
560 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
561
562 /* set LED Function Control register */
563 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
564 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
565 PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */
566 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
567 PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */
568
569 /* set Blink Rate in LED Timer Control Register */
570 gm_phy_write(hw, port, PHY_MARV_INT_MASK,
571 ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS));
572 /* restore page register */
573 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
574 break;
cd28ab6a
SH		 575
576 default:
577 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
578 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
a84d0a3d 579
cd28ab6a 580 /* turn off the Rx LED (LED_RX) */
a84d0a3d 581 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
cd28ab6a
SH		 582 }
583
0ce8b98d 584 if (hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_UL_2) {
977bdf06 585 /* apply fixes in PHY AFE */
ed6d32c7
SH		 586 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255);
587
977bdf06 588 /* increase differential signal amplitude in 10BASE-T */
ed6d32c7
SH		 589 gm_phy_write(hw, port, 0x18, 0xaa99);
590 gm_phy_write(hw, port, 0x17, 0x2011);
cd28ab6a 591
0ce8b98d
SH		 592 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
593 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
594 gm_phy_write(hw, port, 0x18, 0xa204);
595 gm_phy_write(hw, port, 0x17, 0x2002);
596 }
977bdf06
SH		 597
598 /* set page register to 0 */
9467a8fc 599 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
05745c4a
SH		 600 } else if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
601 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
602 /* apply workaround for integrated resistors calibration */
603 gm_phy_write(hw, port, PHY_MARV_PAGE_ADDR, 17);
604 gm_phy_write(hw, port, PHY_MARV_PAGE_DATA, 0x3f60);
e1a74b37
SH		 605 } else if (hw->chip_id != CHIP_ID_YUKON_EX &&
606 hw->chip_id < CHIP_ID_YUKON_SUPR) {
05745c4a 607 /* no effect on Yukon-XL */
977bdf06 608 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
cd28ab6a 609
0ea065e5
SH		 610 if ( !(sky2->flags & SKY2_FLAG_AUTO_SPEED)
611 || sky2->speed == SPEED_100) {
977bdf06 612 /* turn on 100 Mbps LED (LED_LINK100) */
a84d0a3d 613 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
977bdf06 614 }
cd28ab6a 615
977bdf06
SH		 616 if (ledover)
617 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
618
619 }
2eaba1a2 620
d571b694 621 /* Enable phy interrupt on auto-negotiation complete (or link up) */
0ea065e5 622 if (sky2->flags & SKY2_FLAG_AUTO_SPEED)
cd28ab6a
SH		 623 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
624 else
625 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
626}
627
b96936da
SH		 628static const u32 phy_power[] = { PCI_Y2_PHY1_POWD, PCI_Y2_PHY2_POWD };
629static const u32 coma_mode[] = { PCI_Y2_PHY1_COMA, PCI_Y2_PHY2_COMA };
630
631static void sky2_phy_power_up(struct sky2_hw *hw, unsigned port)
d3bcfbeb 632{
633 u32 reg1;
d3bcfbeb 634
82637e80 635 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 636 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
b96936da 637 reg1 &= ~phy_power[port];
d3bcfbeb 638
b96936da 639 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
ff35164e
SH		 640 reg1 |= coma_mode[port];
641
b32f40c4 642 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
82637e80
SH		 643 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
644 sky2_pci_read32(hw, PCI_DEV_REG1);
f71eb1a2
SH		 645
646 if (hw->chip_id == CHIP_ID_YUKON_FE)
647 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_ANE);
648 else if (hw->flags & SKY2_HW_ADV_POWER_CTL)
649 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
b96936da 650}
167f53d0 651
b96936da
SH		 652static void sky2_phy_power_down(struct sky2_hw *hw, unsigned port)
653{
654 u32 reg1;
db99b988
SH		 655 u16 ctrl;
656
657 /* release GPHY Control reset */
658 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
659
660 /* release GMAC reset */
661 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
662
663 if (hw->flags & SKY2_HW_NEWER_PHY) {
664 /* select page 2 to access MAC control register */
665 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
666
667 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
668 /* allow GMII Power Down */
669 ctrl &= ~PHY_M_MAC_GMIF_PUP;
670 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
671
672 /* set page register back to 0 */
673 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
674 }
675
676 /* setup General Purpose Control Register */
677 gma_write16(hw, port, GM_GP_CTRL,
0ea065e5
SH		 678 GM_GPCR_FL_PASS | GM_GPCR_SPEED_100 |
679 GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS |
680 GM_GPCR_AU_SPD_DIS);
db99b988
SH		 681
682 if (hw->chip_id != CHIP_ID_YUKON_EC) {
683 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
e484d5f5
RW		 684 /* select page 2 to access MAC control register */
685 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
db99b988 686
e484d5f5 687 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
db99b988
SH		 688 /* enable Power Down */
689 ctrl |= PHY_M_PC_POW_D_ENA;
690 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
e484d5f5
RW		 691
692 /* set page register back to 0 */
693 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
db99b988
SH		 694 }
695
696 /* set IEEE compatible Power Down Mode (dev. #4.99) */
697 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_PDOWN);
698 }
b96936da
SH		 699
700 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
701 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
db99b988 702 reg1 |= phy_power[port]; /* set PHY to PowerDown/COMA Mode */
b96936da
SH		 703 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
704 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
d3bcfbeb 705}
706
1b537565
SH		 707/* Force a renegotiation */
708static void sky2_phy_reinit(struct sky2_port *sky2)
709{
e07b1aa8 710 spin_lock_bh(&sky2->phy_lock);
1b537565 711 sky2_phy_init(sky2->hw, sky2->port);
e07b1aa8 712 spin_unlock_bh(&sky2->phy_lock);
1b537565
SH		 713}
714
e3173832
SH		 715/* Put device in state to listen for Wake On Lan */
716static void sky2_wol_init(struct sky2_port *sky2)
717{
718 struct sky2_hw *hw = sky2->hw;
719 unsigned port = sky2->port;
720 enum flow_control save_mode;
721 u16 ctrl;
722 u32 reg1;
723
724 /* Bring hardware out of reset */
725 sky2_write16(hw, B0_CTST, CS_RST_CLR);
726 sky2_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR);
727
728 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
729 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
730
731 /* Force to 10/100
732 * sky2_reset will re-enable on resume
733 */
734 save_mode = sky2->flow_mode;
735 ctrl = sky2->advertising;
736
737 sky2->advertising &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full);
738 sky2->flow_mode = FC_NONE;
b96936da
SH		 739
740 spin_lock_bh(&sky2->phy_lock);
741 sky2_phy_power_up(hw, port);
742 sky2_phy_init(hw, port);
743 spin_unlock_bh(&sky2->phy_lock);
e3173832
SH		 744
745 sky2->flow_mode = save_mode;
746 sky2->advertising = ctrl;
747
748 /* Set GMAC to no flow control and auto update for speed/duplex */
749 gma_write16(hw, port, GM_GP_CTRL,
750 GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA|
751 GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS);
752
753 /* Set WOL address */
754 memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR),
755 sky2->netdev->dev_addr, ETH_ALEN);
756
757 /* Turn on appropriate WOL control bits */
758 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT);
759 ctrl = 0;
760 if (sky2->wol & WAKE_PHY)
761 ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT;
762 else
763 ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT;
764
765 if (sky2->wol & WAKE_MAGIC)
766 ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT;
767 else
a419aef8 768 ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT;
e3173832
SH		 769
770 ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT;
771 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl);
772
773 /* Turn on legacy PCI-Express PME mode */
b32f40c4 774 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
e3173832 775 reg1 |= PCI_Y2_PME_LEGACY;
b32f40c4 776 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
e3173832
SH		 777
778 /* block receiver */
779 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
780
781}
782
69161611
SH		 783static void sky2_set_tx_stfwd(struct sky2_hw *hw, unsigned port)
784{
05745c4a
SH		 785 struct net_device *dev = hw->dev[port];
786
ed4d4161
SH		 787 if ( (hw->chip_id == CHIP_ID_YUKON_EX &&
788 hw->chip_rev != CHIP_REV_YU_EX_A0) ||
789 hw->chip_id == CHIP_ID_YUKON_FE_P ||
790 hw->chip_id == CHIP_ID_YUKON_SUPR) {
791 /* Yukon-Extreme B0 and further Extreme devices */
792 /* enable Store & Forward mode for TX */
05745c4a 793
ed4d4161
SH		 794 if (dev->mtu <= ETH_DATA_LEN)
795 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
796 TX_JUMBO_DIS | TX_STFW_ENA);
69161611 797
ed4d4161
SH		 798 else
799 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
800 TX_JUMBO_ENA| TX_STFW_ENA);
801 } else {
802 if (dev->mtu <= ETH_DATA_LEN)
803 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA);
804 else {
805 /* set Tx GMAC FIFO Almost Empty Threshold */
806 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR),
807 (ECU_JUMBO_WM << 16) | ECU_AE_THR);
69161611 808
ed4d4161
SH		 809 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
810
811 /* Can't do offload because of lack of store/forward */
812 dev->features &= ~(NETIF_F_TSO | NETIF_F_SG | NETIF_F_ALL_CSUM);
813 }
69161611
SH		 814 }
815}
816
cd28ab6a
SH		 817static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
818{
819 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
820 u16 reg;
25cccecc 821 u32 rx_reg;
cd28ab6a
SH		 822 int i;
823 const u8 *addr = hw->dev[port]->dev_addr;
824
f350339c
SH		 825 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
826 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
cd28ab6a
SH		 827
828 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
829
793b883e 830 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
cd28ab6a
SH		 831 /* WA DEV_472 -- looks like crossed wires on port 2 */
832 /* clear GMAC 1 Control reset */
833 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
834 do {
835 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
836 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
837 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
838 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
839 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
840 }
841
793b883e 842 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
cd28ab6a 843
2eaba1a2
SH		 844 /* Enable Transmit FIFO Underrun */
845 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
846
e07b1aa8 847 spin_lock_bh(&sky2->phy_lock);
b96936da 848 sky2_phy_power_up(hw, port);
cd28ab6a 849 sky2_phy_init(hw, port);
e07b1aa8 850 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 851
852 /* MIB clear */
853 reg = gma_read16(hw, port, GM_PHY_ADDR);
854 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
855
43f2f104
SH		 856 for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4)
857 gma_read16(hw, port, i);
cd28ab6a
SH		 858 gma_write16(hw, port, GM_PHY_ADDR, reg);
859
860 /* transmit control */
861 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
862
863 /* receive control reg: unicast + multicast + no FCS */
864 gma_write16(hw, port, GM_RX_CTRL,
793b883e 865 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
cd28ab6a
SH		 866
867 /* transmit flow control */
868 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
869
870 /* transmit parameter */
871 gma_write16(hw, port, GM_TX_PARAM,
872 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
873 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
874 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
875 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
876
877 /* serial mode register */
878 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
6b1a3aef 879 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
cd28ab6a 880
6b1a3aef 881 if (hw->dev[port]->mtu > ETH_DATA_LEN)
cd28ab6a
SH		 882 reg |= GM_SMOD_JUMBO_ENA;
883
884 gma_write16(hw, port, GM_SERIAL_MODE, reg);
885
cd28ab6a
SH		 886 /* virtual address for data */
887 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
888
793b883e
SH		 889 /* physical address: used for pause frames */
890 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
891
892 /* ignore counter overflows */
cd28ab6a
SH		 893 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
894 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
895 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
896
897 /* Configure Rx MAC FIFO */
898 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
25cccecc 899 rx_reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
05745c4a
SH		 900 if (hw->chip_id == CHIP_ID_YUKON_EX ||
901 hw->chip_id == CHIP_ID_YUKON_FE_P)
25cccecc 902 rx_reg |= GMF_RX_OVER_ON;
69161611 903
25cccecc 904 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), rx_reg);
cd28ab6a 905
798fdd07
SH		 906 if (hw->chip_id == CHIP_ID_YUKON_XL) {
907 /* Hardware errata - clear flush mask */
908 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), 0);
909 } else {
910 /* Flush Rx MAC FIFO on any flow control or error */
911 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
912 }
cd28ab6a 913
8df9a876 914 /* Set threshold to 0xa (64 bytes) + 1 to workaround pause bug */
05745c4a
SH		 915 reg = RX_GMF_FL_THR_DEF + 1;
916 /* Another magic mystery workaround from sk98lin */
917 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
918 hw->chip_rev == CHIP_REV_YU_FE2_A0)
919 reg = 0x178;
920 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), reg);
cd28ab6a
SH		 921
922 /* Configure Tx MAC FIFO */
923 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
924 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
5a5b1ea0 925
e0c28116 926 /* On chips without ram buffer, pause is controled by MAC level */
39dbd958 927 if (!(hw->flags & SKY2_HW_RAM_BUFFER)) {
8df9a876 928 sky2_write8(hw, SK_REG(port, RX_GMF_LP_THR), 768/8);
5a5b1ea0 929 sky2_write8(hw, SK_REG(port, RX_GMF_UP_THR), 1024/8);
b628ed98 930
69161611 931 sky2_set_tx_stfwd(hw, port);
5a5b1ea0 932 }
933
e970d1f8
SH		 934 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
935 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
936 /* disable dynamic watermark */
937 reg = sky2_read16(hw, SK_REG(port, TX_GMF_EA));
938 reg &= ~TX_DYN_WM_ENA;
939 sky2_write16(hw, SK_REG(port, TX_GMF_EA), reg);
940 }
cd28ab6a
SH		 941}
942
67712901
SH		 943/* Assign Ram Buffer allocation to queue */
944static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, u32 space)
cd28ab6a 945{
67712901
SH		 946 u32 end;
947
948 /* convert from K bytes to qwords used for hw register */
949 start *= 1024/8;
950 space *= 1024/8;
951 end = start + space - 1;
793b883e 952
cd28ab6a
SH		 953 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
954 sky2_write32(hw, RB_ADDR(q, RB_START), start);
955 sky2_write32(hw, RB_ADDR(q, RB_END), end);
956 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
957 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
958
959 if (q == Q_R1 || q == Q_R2) {
1c28f6ba 960 u32 tp = space - space/4;
793b883e 961
1c28f6ba
SH		 962 /* On receive queue's set the thresholds
963 * give receiver priority when > 3/4 full
964 * send pause when down to 2K
965 */
966 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
967 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
793b883e 968
1c28f6ba
SH		 969 tp = space - 2048/8;
970 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
971 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
cd28ab6a
SH		 972 } else {
973 /* Enable store & forward on Tx queue's because
974 * Tx FIFO is only 1K on Yukon
975 */
976 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
977 }
978
979 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
793b883e 980 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
cd28ab6a
SH		 981}
982
cd28ab6a 983/* Setup Bus Memory Interface */
af4ed7e6 984static void sky2_qset(struct sky2_hw *hw, u16 q)
cd28ab6a
SH		 985{
986 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
987 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
988 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
af4ed7e6 989 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
cd28ab6a
SH		 990}
991
cd28ab6a
SH		 992/* Setup prefetch unit registers. This is the interface between
993 * hardware and driver list elements
994 */
8cc048e3 995static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
d6e74b6b 996 dma_addr_t addr, u32 last)
cd28ab6a 997{
cd28ab6a
SH		 998 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
999 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
d6e74b6b
SH		 1000 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), upper_32_bits(addr));
1001 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), lower_32_bits(addr));
cd28ab6a
SH		 1002 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
1003 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
793b883e
SH		 1004
1005 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
cd28ab6a
SH		 1006}
1007
9b289c33 1008static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2, u16 *slot)
793b883e 1009{
9b289c33 1010 struct sky2_tx_le *le = sky2->tx_le + *slot;
6b84daca 1011 struct tx_ring_info *re = sky2->tx_ring + *slot;
793b883e 1012
ee5f68fe 1013 *slot = RING_NEXT(*slot, sky2->tx_ring_size);
6b84daca
SH		 1014 re->flags = 0;
1015 re->skb = NULL;
291ea614 1016 le->ctrl = 0;
793b883e
SH		 1017 return le;
1018}
cd28ab6a 1019
88f5f0ca
SH		 1020static void tx_init(struct sky2_port *sky2)
1021{
1022 struct sky2_tx_le *le;
1023
1024 sky2->tx_prod = sky2->tx_cons = 0;
1025 sky2->tx_tcpsum = 0;
1026 sky2->tx_last_mss = 0;
1027
9b289c33 1028 le = get_tx_le(sky2, &sky2->tx_prod);
88f5f0ca
SH		 1029 le->addr = 0;
1030 le->opcode = OP_ADDR64 | HW_OWNER;
5dce95e5 1031 sky2->tx_last_upper = 0;
88f5f0ca
SH		 1032}
1033
290d4de5
SH		 1034/* Update chip's next pointer */
1035static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
cd28ab6a 1036{
50432cb5 1037 /* Make sure write' to descriptors are complete before we tell hardware */
762c2de2 1038 wmb();
50432cb5
SH		 1039 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
1040
1041 /* Synchronize I/O on since next processor may write to tail */
1042 mmiowb();
cd28ab6a
SH		 1043}
1044
793b883e 1045
cd28ab6a
SH		 1046static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
1047{
1048 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
cb5d9547 1049 sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE);
291ea614 1050 le->ctrl = 0;
cd28ab6a
SH		 1051 return le;
1052}
1053
14d0263f
SH		 1054/* Build description to hardware for one receive segment */
1055static void sky2_rx_add(struct sky2_port *sky2, u8 op,
1056 dma_addr_t map, unsigned len)
cd28ab6a
SH		 1057{
1058 struct sky2_rx_le *le;
1059
86c6887e 1060 if (sizeof(dma_addr_t) > sizeof(u32)) {
cd28ab6a 1061 le = sky2_next_rx(sky2);
86c6887e 1062 le->addr = cpu_to_le32(upper_32_bits(map));
cd28ab6a
SH		 1063 le->opcode = OP_ADDR64 | HW_OWNER;
1064 }
793b883e 1065
cd28ab6a 1066 le = sky2_next_rx(sky2);
d6e74b6b 1067 le->addr = cpu_to_le32(lower_32_bits(map));
734d1868 1068 le->length = cpu_to_le16(len);
14d0263f 1069 le->opcode = op | HW_OWNER;
cd28ab6a
SH		 1070}
1071
14d0263f
SH		 1072/* Build description to hardware for one possibly fragmented skb */
1073static void sky2_rx_submit(struct sky2_port *sky2,
1074 const struct rx_ring_info *re)
1075{
1076 int i;
1077
1078 sky2_rx_add(sky2, OP_PACKET, re->data_addr, sky2->rx_data_size);
1079
1080 for (i = 0; i < skb_shinfo(re->skb)->nr_frags; i++)
1081 sky2_rx_add(sky2, OP_BUFFER, re->frag_addr[i], PAGE_SIZE);
1082}
1083
1084
454e6cb6 1085static int sky2_rx_map_skb(struct pci_dev *pdev, struct rx_ring_info *re,
14d0263f
SH		 1086 unsigned size)
1087{
1088 struct sk_buff *skb = re->skb;
1089 int i;
1090
1091 re->data_addr = pci_map_single(pdev, skb->data, size, PCI_DMA_FROMDEVICE);
454e6cb6
SH		 1092 if (unlikely(pci_dma_mapping_error(pdev, re->data_addr)))
1093 return -EIO;
1094
14d0263f
SH		 1095 pci_unmap_len_set(re, data_size, size);
1096
1097 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1098 re->frag_addr[i] = pci_map_page(pdev,
1099 skb_shinfo(skb)->frags[i].page,
1100 skb_shinfo(skb)->frags[i].page_offset,
1101 skb_shinfo(skb)->frags[i].size,
1102 PCI_DMA_FROMDEVICE);
454e6cb6 1103 return 0;
14d0263f
SH		 1104}
1105
1106static void sky2_rx_unmap_skb(struct pci_dev *pdev, struct rx_ring_info *re)
1107{
1108 struct sk_buff *skb = re->skb;
1109 int i;
1110
1111 pci_unmap_single(pdev, re->data_addr, pci_unmap_len(re, data_size),
1112 PCI_DMA_FROMDEVICE);
1113
1114 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1115 pci_unmap_page(pdev, re->frag_addr[i],
1116 skb_shinfo(skb)->frags[i].size,
1117 PCI_DMA_FROMDEVICE);
1118}
793b883e 1119
cd28ab6a
SH		 1120/* Tell chip where to start receive checksum.
1121 * Actually has two checksums, but set both same to avoid possible byte
1122 * order problems.
1123 */
793b883e 1124static void rx_set_checksum(struct sky2_port *sky2)
cd28ab6a 1125{
ea76e635 1126 struct sky2_rx_le *le = sky2_next_rx(sky2);
793b883e 1127
ea76e635
SH		 1128 le->addr = cpu_to_le32((ETH_HLEN << 16) | ETH_HLEN);
1129 le->ctrl = 0;
1130 le->opcode = OP_TCPSTART | HW_OWNER;
cd28ab6a 1131
ea76e635
SH		 1132 sky2_write32(sky2->hw,
1133 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
0ea065e5
SH		 1134 (sky2->flags & SKY2_FLAG_RX_CHECKSUM)
1135 ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
cd28ab6a
SH		 1136}
1137
6b1a3aef 1138/*
1139 * The RX Stop command will not work for Yukon-2 if the BMU does not
1140 * reach the end of packet and since we can't make sure that we have
1141 * incoming data, we must reset the BMU while it is not doing a DMA
1142 * transfer. Since it is possible that the RX path is still active,
1143 * the RX RAM buffer will be stopped first, so any possible incoming
1144 * data will not trigger a DMA. After the RAM buffer is stopped, the
1145 * BMU is polled until any DMA in progress is ended and only then it
1146 * will be reset.
1147 */
1148static void sky2_rx_stop(struct sky2_port *sky2)
1149{
1150 struct sky2_hw *hw = sky2->hw;
1151 unsigned rxq = rxqaddr[sky2->port];
1152 int i;
1153
1154 /* disable the RAM Buffer receive queue */
1155 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
1156
1157 for (i = 0; i < 0xffff; i++)
1158 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
1159 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
1160 goto stopped;
1161
1162 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
1163 sky2->netdev->name);
1164stopped:
1165 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
1166
1167 /* reset the Rx prefetch unit */
1168 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
3d1454dd 1169 mmiowb();
6b1a3aef 1170}
793b883e 1171
d571b694 1172/* Clean out receive buffer area, assumes receiver hardware stopped */
cd28ab6a
SH		 1173static void sky2_rx_clean(struct sky2_port *sky2)
1174{
1175 unsigned i;
1176
1177 memset(sky2->rx_le, 0, RX_LE_BYTES);
793b883e 1178 for (i = 0; i < sky2->rx_pending; i++) {
291ea614 1179 struct rx_ring_info *re = sky2->rx_ring + i;
cd28ab6a
SH		 1180
1181 if (re->skb) {
14d0263f 1182 sky2_rx_unmap_skb(sky2->hw->pdev, re);
cd28ab6a
SH		 1183 kfree_skb(re->skb);
1184 re->skb = NULL;
1185 }
1186 }
1187}
1188
ef743d33 1189/* Basic MII support */
1190static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1191{
1192 struct mii_ioctl_data *data = if_mii(ifr);
1193 struct sky2_port *sky2 = netdev_priv(dev);
1194 struct sky2_hw *hw = sky2->hw;
1195 int err = -EOPNOTSUPP;
1196
1197 if (!netif_running(dev))
1198 return -ENODEV; /* Phy still in reset */
1199
d89e1343 1200 switch (cmd) {
ef743d33 1201 case SIOCGMIIPHY:
1202 data->phy_id = PHY_ADDR_MARV;
1203
1204 /* fallthru */
1205 case SIOCGMIIREG: {
1206 u16 val = 0;
91c86df5 1207
e07b1aa8 1208 spin_lock_bh(&sky2->phy_lock);
ef743d33 1209 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
e07b1aa8 1210 spin_unlock_bh(&sky2->phy_lock);
91c86df5 1211
ef743d33 1212 data->val_out = val;
1213 break;
1214 }
1215
1216 case SIOCSMIIREG:
e07b1aa8 1217 spin_lock_bh(&sky2->phy_lock);
ef743d33 1218 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
1219 data->val_in);
e07b1aa8 1220 spin_unlock_bh(&sky2->phy_lock);
ef743d33 1221 break;
1222 }
1223 return err;
1224}
1225
d1f13708 1226#ifdef SKY2_VLAN_TAG_USED
d494eacd 1227static void sky2_set_vlan_mode(struct sky2_hw *hw, u16 port, bool onoff)
d1f13708 1228{
d494eacd 1229 if (onoff) {
3d4e66f5
SH		 1230 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1231 RX_VLAN_STRIP_ON);
1232 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1233 TX_VLAN_TAG_ON);
1234 } else {
1235 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1236 RX_VLAN_STRIP_OFF);
1237 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1238 TX_VLAN_TAG_OFF);
1239 }
d494eacd
SH		 1240}
1241
1242static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
1243{
1244 struct sky2_port *sky2 = netdev_priv(dev);
1245 struct sky2_hw *hw = sky2->hw;
1246 u16 port = sky2->port;
1247
1248 netif_tx_lock_bh(dev);
1249 napi_disable(&hw->napi);
1250
1251 sky2->vlgrp = grp;
1252 sky2_set_vlan_mode(hw, port, grp != NULL);
d1f13708 1253
d1d08d12 1254 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 1255 napi_enable(&hw->napi);
2bb8c262 1256 netif_tx_unlock_bh(dev);
d1f13708 1257}
1258#endif
1259
bd1c6869
SH		 1260/* Amount of required worst case padding in rx buffer */
1261static inline unsigned sky2_rx_pad(const struct sky2_hw *hw)
1262{
1263 return (hw->flags & SKY2_HW_RAM_BUFFER) ? 8 : 2;
1264}
1265
82788c7a 1266/*
14d0263f
SH		 1267 * Allocate an skb for receiving. If the MTU is large enough
1268 * make the skb non-linear with a fragment list of pages.
82788c7a 1269 */
14d0263f 1270static struct sk_buff *sky2_rx_alloc(struct sky2_port *sky2)
82788c7a
SH		 1271{
1272 struct sk_buff *skb;
14d0263f 1273 int i;
82788c7a 1274
724b6942
SH		 1275 skb = netdev_alloc_skb(sky2->netdev,
1276 sky2->rx_data_size + sky2_rx_pad(sky2->hw));
bd1c6869
SH		 1277 if (!skb)
1278 goto nomem;
1279
39dbd958 1280 if (sky2->hw->flags & SKY2_HW_RAM_BUFFER) {
f03b8654
SH		 1281 unsigned char *start;
1282 /*
1283 * Workaround for a bug in FIFO that cause hang
1284 * if the FIFO if the receive buffer is not 64 byte aligned.
1285 * The buffer returned from netdev_alloc_skb is
1286 * aligned except if slab debugging is enabled.
1287 */
f03b8654
SH		 1288 start = PTR_ALIGN(skb->data, 8);
1289 skb_reserve(skb, start - skb->data);
bd1c6869 1290 } else
f03b8654 1291 skb_reserve(skb, NET_IP_ALIGN);
14d0263f
SH		 1292
1293 for (i = 0; i < sky2->rx_nfrags; i++) {
1294 struct page *page = alloc_page(GFP_ATOMIC);
1295
1296 if (!page)
1297 goto free_partial;
1298 skb_fill_page_desc(skb, i, page, 0, PAGE_SIZE);
82788c7a
SH		 1299 }
1300
1301 return skb;
14d0263f
SH		 1302free_partial:
1303 kfree_skb(skb);
1304nomem:
1305 return NULL;
82788c7a
SH		 1306}
1307
55c9dd35
SH		 1308static inline void sky2_rx_update(struct sky2_port *sky2, unsigned rxq)
1309{
1310 sky2_put_idx(sky2->hw, rxq, sky2->rx_put);
1311}
1312
cd28ab6a
SH		 1313/*
1314 * Allocate and setup receiver buffer pool.
14d0263f
SH		 1315 * Normal case this ends up creating one list element for skb
1316 * in the receive ring. Worst case if using large MTU and each
1317 * allocation falls on a different 64 bit region, that results
1318 * in 6 list elements per ring entry.
1319 * One element is used for checksum enable/disable, and one
1320 * extra to avoid wrap.
cd28ab6a 1321 */
6b1a3aef 1322static int sky2_rx_start(struct sky2_port *sky2)
cd28ab6a 1323{
6b1a3aef 1324 struct sky2_hw *hw = sky2->hw;
14d0263f 1325 struct rx_ring_info *re;
6b1a3aef 1326 unsigned rxq = rxqaddr[sky2->port];
5f06eba4 1327 unsigned i, size, thresh;
cd28ab6a 1328
6b1a3aef 1329 sky2->rx_put = sky2->rx_next = 0;
af4ed7e6 1330 sky2_qset(hw, rxq);
977bdf06 1331
c3905bc4
SH		 1332 /* On PCI express lowering the watermark gives better performance */
1333 if (pci_find_capability(hw->pdev, PCI_CAP_ID_EXP))
1334 sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX);
1335
1336 /* These chips have no ram buffer?
1337 * MAC Rx RAM Read is controlled by hardware */
8df9a876 1338 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
c3905bc4
SH		 1339 (hw->chip_rev == CHIP_REV_YU_EC_U_A1
1340 || hw->chip_rev == CHIP_REV_YU_EC_U_B0))
f449c7c1 1341 sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS);
977bdf06 1342
6b1a3aef 1343 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
1344
ea76e635
SH		 1345 if (!(hw->flags & SKY2_HW_NEW_LE))
1346 rx_set_checksum(sky2);
14d0263f
SH		 1347
1348 /* Space needed for frame data + headers rounded up */
f957da2a 1349 size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8);
14d0263f
SH		 1350
1351 /* Stopping point for hardware truncation */
1352 thresh = (size - 8) / sizeof(u32);
1353
5f06eba4 1354 sky2->rx_nfrags = size >> PAGE_SHIFT;
14d0263f
SH		 1355 BUG_ON(sky2->rx_nfrags > ARRAY_SIZE(re->frag_addr));
1356
5f06eba4
SH		 1357 /* Compute residue after pages */
1358 size -= sky2->rx_nfrags << PAGE_SHIFT;
14d0263f 1359
5f06eba4
SH		 1360 /* Optimize to handle small packets and headers */
1361 if (size < copybreak)
1362 size = copybreak;
1363 if (size < ETH_HLEN)
1364 size = ETH_HLEN;
14d0263f 1365
14d0263f
SH		 1366 sky2->rx_data_size = size;
1367
1368 /* Fill Rx ring */
793b883e 1369 for (i = 0; i < sky2->rx_pending; i++) {
14d0263f 1370 re = sky2->rx_ring + i;
cd28ab6a 1371
14d0263f 1372 re->skb = sky2_rx_alloc(sky2);
cd28ab6a
SH		 1373 if (!re->skb)
1374 goto nomem;
1375
454e6cb6
SH		 1376 if (sky2_rx_map_skb(hw->pdev, re, sky2->rx_data_size)) {
1377 dev_kfree_skb(re->skb);
1378 re->skb = NULL;
1379 goto nomem;
1380 }
1381
14d0263f 1382 sky2_rx_submit(sky2, re);
cd28ab6a
SH		 1383 }
1384
a1433ac4
SH		 1385 /*
1386 * The receiver hangs if it receives frames larger than the
1387 * packet buffer. As a workaround, truncate oversize frames, but
1388 * the register is limited to 9 bits, so if you do frames > 2052
1389 * you better get the MTU right!
1390 */
a1433ac4
SH		 1391 if (thresh > 0x1ff)
1392 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF);
1393 else {
1394 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh);
1395 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
1396 }
1397
6b1a3aef 1398 /* Tell chip about available buffers */
55c9dd35 1399 sky2_rx_update(sky2, rxq);
cd28ab6a
SH		 1400 return 0;
1401nomem:
1402 sky2_rx_clean(sky2);
1403 return -ENOMEM;
1404}
1405
90bbebb4
MM		 1406static int sky2_alloc_buffers(struct sky2_port *sky2)
1407{
1408 struct sky2_hw *hw = sky2->hw;
1409
1410 /* must be power of 2 */
1411 sky2->tx_le = pci_alloc_consistent(hw->pdev,
1412 sky2->tx_ring_size *
1413 sizeof(struct sky2_tx_le),
1414 &sky2->tx_le_map);
1415 if (!sky2->tx_le)
1416 goto nomem;
1417
1418 sky2->tx_ring = kcalloc(sky2->tx_ring_size, sizeof(struct tx_ring_info),
1419 GFP_KERNEL);
1420 if (!sky2->tx_ring)
1421 goto nomem;
1422
1423 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1424 &sky2->rx_le_map);
1425 if (!sky2->rx_le)
1426 goto nomem;
1427 memset(sky2->rx_le, 0, RX_LE_BYTES);
1428
1429 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct rx_ring_info),
1430 GFP_KERNEL);
1431 if (!sky2->rx_ring)
1432 goto nomem;
1433
1434 return 0;
1435nomem:
1436 return -ENOMEM;
1437}
1438
1439static void sky2_free_buffers(struct sky2_port *sky2)
1440{
1441 struct sky2_hw *hw = sky2->hw;
1442
1443 if (sky2->rx_le) {
1444 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1445 sky2->rx_le, sky2->rx_le_map);
1446 sky2->rx_le = NULL;
1447 }
1448 if (sky2->tx_le) {
1449 pci_free_consistent(hw->pdev,
1450 sky2->tx_ring_size * sizeof(struct sky2_tx_le),
1451 sky2->tx_le, sky2->tx_le_map);
1452 sky2->tx_le = NULL;
1453 }
1454 kfree(sky2->tx_ring);
1455 kfree(sky2->rx_ring);
1456
1457 sky2->tx_ring = NULL;
1458 sky2->rx_ring = NULL;
1459}
1460
cd28ab6a
SH		 1461/* Bring up network interface. */
1462static int sky2_up(struct net_device *dev)
1463{
1464 struct sky2_port *sky2 = netdev_priv(dev);
1465 struct sky2_hw *hw = sky2->hw;
1466 unsigned port = sky2->port;
e0c28116 1467 u32 imask, ramsize;
90bbebb4 1468 int cap, err;
843a46f4 1469 struct net_device *otherdev = hw->dev[sky2->port^1];
cd28ab6a 1470
ee7abb04
SH		 1471 /*
1472 * On dual port PCI-X card, there is an problem where status
1473 * can be received out of order due to split transactions
843a46f4 1474 */
ee7abb04
SH		 1475 if (otherdev && netif_running(otherdev) &&
1476 (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) {
ee7abb04
SH		 1477 u16 cmd;
1478
b32f40c4 1479 cmd = sky2_pci_read16(hw, cap + PCI_X_CMD);
ee7abb04 1480 cmd &= ~PCI_X_CMD_MAX_SPLIT;
b32f40c4
SH		 1481 sky2_pci_write16(hw, cap + PCI_X_CMD, cmd);
1482
ee7abb04 1483 }
843a46f4 1484
55d7b4e6
SH		 1485 netif_carrier_off(dev);
1486
90bbebb4
MM		 1487 err = sky2_alloc_buffers(sky2);
1488 if (err)
cd28ab6a 1489 goto err_out;
88f5f0ca
SH		 1490
1491 tx_init(sky2);
cd28ab6a 1492
cd28ab6a
SH		 1493 sky2_mac_init(hw, port);
1494
e0c28116
SH		 1495 /* Register is number of 4K blocks on internal RAM buffer. */
1496 ramsize = sky2_read8(hw, B2_E_0) * 4;
1497 if (ramsize > 0) {
67712901 1498 u32 rxspace;
cd28ab6a 1499
e0c28116 1500 pr_debug(PFX "%s: ram buffer %dK\n", dev->name, ramsize);
67712901
SH		 1501 if (ramsize < 16)
1502 rxspace = ramsize / 2;
1503 else
1504 rxspace = 8 + (2*(ramsize - 16))/3;
cd28ab6a 1505
67712901
SH		 1506 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1507 sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace);
1508
1509 /* Make sure SyncQ is disabled */
1510 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1511 RB_RST_SET);
1512 }
793b883e 1513
af4ed7e6 1514 sky2_qset(hw, txqaddr[port]);
5a5b1ea0 1515
69161611
SH		 1516 /* This is copied from sk98lin 10.0.5.3; no one tells me about erratta's */
1517 if (hw->chip_id == CHIP_ID_YUKON_EX && hw->chip_rev == CHIP_REV_YU_EX_B0)
1518 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_TEST), F_TX_CHK_AUTO_OFF);
1519
977bdf06 1520 /* Set almost empty threshold */
c2716fb4
SH		 1521 if (hw->chip_id == CHIP_ID_YUKON_EC_U
1522 && hw->chip_rev == CHIP_REV_YU_EC_U_A0)
b628ed98 1523 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), ECU_TXFF_LEV);
5a5b1ea0 1524
6b1a3aef 1525 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
ee5f68fe 1526 sky2->tx_ring_size - 1);
cd28ab6a 1527
d494eacd
SH		 1528#ifdef SKY2_VLAN_TAG_USED
1529 sky2_set_vlan_mode(hw, port, sky2->vlgrp != NULL);
1530#endif
1531
6b1a3aef 1532 err = sky2_rx_start(sky2);
6de16237 1533 if (err)
cd28ab6a
SH		 1534 goto err_out;
1535
cd28ab6a 1536 /* Enable interrupts from phy/mac for port */
e07b1aa8 1537 imask = sky2_read32(hw, B0_IMSK);
f4ea431b 1538 imask |= portirq_msk[port];
e07b1aa8 1539 sky2_write32(hw, B0_IMSK, imask);
1fd82f3c 1540 sky2_read32(hw, B0_IMSK);
e07b1aa8 1541
a11da890
AD		 1542 if (netif_msg_ifup(sky2))
1543 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
af18d8b8 1544
cd28ab6a
SH		 1545 return 0;
1546
1547err_out:
90bbebb4 1548 sky2_free_buffers(sky2);
cd28ab6a
SH		 1549 return err;
1550}
1551
793b883e 1552/* Modular subtraction in ring */
ee5f68fe 1553static inline int tx_inuse(const struct sky2_port *sky2)
793b883e 1554{
ee5f68fe 1555 return (sky2->tx_prod - sky2->tx_cons) & (sky2->tx_ring_size - 1);
793b883e 1556}
cd28ab6a 1557
793b883e
SH		 1558/* Number of list elements available for next tx */
1559static inline int tx_avail(const struct sky2_port *sky2)
cd28ab6a 1560{
ee5f68fe 1561 return sky2->tx_pending - tx_inuse(sky2);
cd28ab6a
SH		 1562}
1563
793b883e 1564/* Estimate of number of transmit list elements required */
28bd181a 1565static unsigned tx_le_req(const struct sk_buff *skb)
cd28ab6a 1566{
793b883e
SH		 1567 unsigned count;
1568
07e31637
SH		 1569 count = (skb_shinfo(skb)->nr_frags + 1)
1570 * (sizeof(dma_addr_t) / sizeof(u32));
793b883e 1571
89114afd 1572 if (skb_is_gso(skb))
793b883e 1573 ++count;
07e31637
SH		 1574 else if (sizeof(dma_addr_t) == sizeof(u32))
1575 ++count; /* possible vlan */
793b883e 1576
84fa7933 1577 if (skb->ip_summed == CHECKSUM_PARTIAL)
793b883e
SH		 1578 ++count;
1579
1580 return count;
cd28ab6a
SH		 1581}
1582
6b84daca
SH		 1583static void sky2_tx_unmap(struct pci_dev *pdev,
1584 const struct tx_ring_info *re)
1585{
1586 if (re->flags & TX_MAP_SINGLE)
1587 pci_unmap_single(pdev, pci_unmap_addr(re, mapaddr),
1588 pci_unmap_len(re, maplen),
1589 PCI_DMA_TODEVICE);
1590 else if (re->flags & TX_MAP_PAGE)
1591 pci_unmap_page(pdev, pci_unmap_addr(re, mapaddr),
1592 pci_unmap_len(re, maplen),
1593 PCI_DMA_TODEVICE);
1594}
1595
793b883e
SH		 1596/*
1597 * Put one packet in ring for transmit.
1598 * A single packet can generate multiple list elements, and
1599 * the number of ring elements will probably be less than the number
1600 * of list elements used.
1601 */
61357325
SH		 1602static netdev_tx_t sky2_xmit_frame(struct sk_buff *skb,
1603 struct net_device *dev)
cd28ab6a
SH		 1604{
1605 struct sky2_port *sky2 = netdev_priv(dev);
1606 struct sky2_hw *hw = sky2->hw;
d1f13708 1607 struct sky2_tx_le *le = NULL;
6cdbbdf3 1608 struct tx_ring_info *re;
9b289c33 1609 unsigned i, len;
cd28ab6a 1610 dma_addr_t mapping;
5dce95e5
SH		 1611 u32 upper;
1612 u16 slot;
cd28ab6a
SH		 1613 u16 mss;
1614 u8 ctrl;
1615
2bb8c262
SH		 1616 if (unlikely(tx_avail(sky2) < tx_le_req(skb)))
1617 return NETDEV_TX_BUSY;
cd28ab6a 1618
cd28ab6a
SH		 1619 len = skb_headlen(skb);
1620 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
793b883e 1621
454e6cb6
SH		 1622 if (pci_dma_mapping_error(hw->pdev, mapping))
1623 goto mapping_error;
1624
9b289c33 1625 slot = sky2->tx_prod;
454e6cb6
SH		 1626 if (unlikely(netif_msg_tx_queued(sky2)))
1627 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
9b289c33 1628 dev->name, slot, skb->len);
454e6cb6 1629
86c6887e 1630 /* Send high bits if needed */
5dce95e5
SH		 1631 upper = upper_32_bits(mapping);
1632 if (upper != sky2->tx_last_upper) {
9b289c33 1633 le = get_tx_le(sky2, &slot);
5dce95e5
SH		 1634 le->addr = cpu_to_le32(upper);
1635 sky2->tx_last_upper = upper;
793b883e 1636 le->opcode = OP_ADDR64 | HW_OWNER;
793b883e 1637 }
cd28ab6a
SH		 1638
1639 /* Check for TCP Segmentation Offload */
7967168c 1640 mss = skb_shinfo(skb)->gso_size;
793b883e 1641 if (mss != 0) {
ea76e635
SH		 1642
1643 if (!(hw->flags & SKY2_HW_NEW_LE))
69161611
SH		 1644 mss += ETH_HLEN + ip_hdrlen(skb) + tcp_hdrlen(skb);
1645
1646 if (mss != sky2->tx_last_mss) {
9b289c33 1647 le = get_tx_le(sky2, &slot);
69161611 1648 le->addr = cpu_to_le32(mss);
ea76e635
SH		 1649
1650 if (hw->flags & SKY2_HW_NEW_LE)
69161611
SH		 1651 le->opcode = OP_MSS | HW_OWNER;
1652 else
1653 le->opcode = OP_LRGLEN | HW_OWNER;
e07560cd 1654 sky2->tx_last_mss = mss;
1655 }
cd28ab6a
SH		 1656 }
1657
cd28ab6a 1658 ctrl = 0;
d1f13708 1659#ifdef SKY2_VLAN_TAG_USED
1660 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1661 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1662 if (!le) {
9b289c33 1663 le = get_tx_le(sky2, &slot);
f65b138c 1664 le->addr = 0;
d1f13708 1665 le->opcode = OP_VLAN|HW_OWNER;
d1f13708 1666 } else
1667 le->opcode |= OP_VLAN;
1668 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1669 ctrl |= INS_VLAN;
1670 }
1671#endif
1672
1673 /* Handle TCP checksum offload */
84fa7933 1674 if (skb->ip_summed == CHECKSUM_PARTIAL) {
69161611 1675 /* On Yukon EX (some versions) encoding change. */
ea76e635 1676 if (hw->flags & SKY2_HW_AUTO_TX_SUM)
69161611
SH		 1677 ctrl |= CALSUM; /* auto checksum */
1678 else {
1679 const unsigned offset = skb_transport_offset(skb);
1680 u32 tcpsum;
1681
1682 tcpsum = offset << 16; /* sum start */
1683 tcpsum |= offset + skb->csum_offset; /* sum write */
1684
1685 ctrl |= CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1686 if (ip_hdr(skb)->protocol == IPPROTO_UDP)
1687 ctrl |= UDPTCP;
1688
1689 if (tcpsum != sky2->tx_tcpsum) {
1690 sky2->tx_tcpsum = tcpsum;
1691
9b289c33 1692 le = get_tx_le(sky2, &slot);
69161611
SH		 1693 le->addr = cpu_to_le32(tcpsum);
1694 le->length = 0; /* initial checksum value */
1695 le->ctrl = 1; /* one packet */
1696 le->opcode = OP_TCPLISW | HW_OWNER;
1697 }
1d179332 1698 }
cd28ab6a
SH		 1699 }
1700
6b84daca
SH		 1701 re = sky2->tx_ring + slot;
1702 re->flags = TX_MAP_SINGLE;
1703 pci_unmap_addr_set(re, mapaddr, mapping);
1704 pci_unmap_len_set(re, maplen, len);
1705
9b289c33 1706 le = get_tx_le(sky2, &slot);
d6e74b6b 1707 le->addr = cpu_to_le32(lower_32_bits(mapping));
cd28ab6a
SH		 1708 le->length = cpu_to_le16(len);
1709 le->ctrl = ctrl;
793b883e 1710 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
cd28ab6a 1711
cd28ab6a
SH		 1712
1713 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
291ea614 1714 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
cd28ab6a
SH		 1715
1716 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1717 frag->size, PCI_DMA_TODEVICE);
86c6887e 1718
454e6cb6
SH		 1719 if (pci_dma_mapping_error(hw->pdev, mapping))
1720 goto mapping_unwind;
1721
5dce95e5
SH		 1722 upper = upper_32_bits(mapping);
1723 if (upper != sky2->tx_last_upper) {
9b289c33 1724 le = get_tx_le(sky2, &slot);
5dce95e5
SH		 1725 le->addr = cpu_to_le32(upper);
1726 sky2->tx_last_upper = upper;
793b883e 1727 le->opcode = OP_ADDR64 | HW_OWNER;
cd28ab6a
SH		 1728 }
1729
6b84daca
SH		 1730 re = sky2->tx_ring + slot;
1731 re->flags = TX_MAP_PAGE;
1732 pci_unmap_addr_set(re, mapaddr, mapping);
1733 pci_unmap_len_set(re, maplen, frag->size);
1734
9b289c33 1735 le = get_tx_le(sky2, &slot);
d6e74b6b 1736 le->addr = cpu_to_le32(lower_32_bits(mapping));
cd28ab6a
SH		 1737 le->length = cpu_to_le16(frag->size);
1738 le->ctrl = ctrl;
793b883e 1739 le->opcode = OP_BUFFER | HW_OWNER;
cd28ab6a 1740 }
6cdbbdf3 1741
6b84daca 1742 re->skb = skb;
cd28ab6a
SH		 1743 le->ctrl |= EOP;
1744
9b289c33
MM		 1745 sky2->tx_prod = slot;
1746
97bda706 1747 if (tx_avail(sky2) <= MAX_SKB_TX_LE)
1748 netif_stop_queue(dev);
b19666d9 1749
290d4de5 1750 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
cd28ab6a 1751
cd28ab6a 1752 return NETDEV_TX_OK;
454e6cb6
SH		 1753
1754mapping_unwind:
ee5f68fe 1755 for (i = sky2->tx_prod; i != slot; i = RING_NEXT(i, sky2->tx_ring_size)) {
454e6cb6
SH		 1756 re = sky2->tx_ring + i;
1757
6b84daca 1758 sky2_tx_unmap(hw->pdev, re);
454e6cb6
SH		 1759 }
1760
454e6cb6
SH		 1761mapping_error:
1762 if (net_ratelimit())
1763 dev_warn(&hw->pdev->dev, "%s: tx mapping error\n", dev->name);
1764 dev_kfree_skb(skb);
1765 return NETDEV_TX_OK;
cd28ab6a
SH		 1766}
1767
cd28ab6a 1768/*
793b883e
SH		 1769 * Free ring elements from starting at tx_cons until "done"
1770 *
481cea4a
SH		 1771 * NB:
1772 * 1. The hardware will tell us about partial completion of multi-part
291ea614 1773 * buffers so make sure not to free skb to early.
481cea4a
SH		 1774 * 2. This may run in parallel start_xmit because the it only
1775 * looks at the tail of the queue of FIFO (tx_cons), not
1776 * the head (tx_prod)
cd28ab6a 1777 */
d11c13e7 1778static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
cd28ab6a 1779{
d11c13e7 1780 struct net_device *dev = sky2->netdev;
291ea614 1781 unsigned idx;
cd28ab6a 1782
ee5f68fe 1783 BUG_ON(done >= sky2->tx_ring_size);
2224795d 1784
291ea614 1785 for (idx = sky2->tx_cons; idx != done;
ee5f68fe 1786 idx = RING_NEXT(idx, sky2->tx_ring_size)) {
291ea614 1787 struct tx_ring_info *re = sky2->tx_ring + idx;
6b84daca 1788 struct sk_buff *skb = re->skb;
291ea614 1789
6b84daca 1790 sky2_tx_unmap(sky2->hw->pdev, re);
bd1c6869 1791
6b84daca 1792 if (skb) {
291ea614
SH		 1793 if (unlikely(netif_msg_tx_done(sky2)))
1794 printk(KERN_DEBUG "%s: tx done %u\n",
1795 dev->name, idx);
3cf26753 1796
7138a0f5 1797 dev->stats.tx_packets++;
bd1c6869
SH		 1798 dev->stats.tx_bytes += skb->len;
1799
724b6942 1800 dev_kfree_skb_any(skb);
2bf56fe2 1801
ee5f68fe 1802 sky2->tx_next = RING_NEXT(idx, sky2->tx_ring_size);
cd28ab6a 1803 }
793b883e 1804 }
793b883e 1805
291ea614 1806 sky2->tx_cons = idx;
50432cb5
SH		 1807 smp_mb();
1808
22e11703 1809 if (tx_avail(sky2) > MAX_SKB_TX_LE + 4)
cd28ab6a 1810 netif_wake_queue(dev);
cd28ab6a
SH		 1811}
1812
264bb4fa 1813static void sky2_tx_reset(struct sky2_hw *hw, unsigned port)
a510996b 1814{
a510996b
MM		 1815 /* Disable Force Sync bit and Enable Alloc bit */
1816 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1817 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1818
1819 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1820 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1821 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1822
1823 /* Reset the PCI FIFO of the async Tx queue */
1824 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1825 BMU_RST_SET | BMU_FIFO_RST);
1826
1827 /* Reset the Tx prefetch units */
1828 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1829 PREF_UNIT_RST_SET);
1830
1831 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1832 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1833}
1834
cd28ab6a
SH		 1835/* Network shutdown */
1836static int sky2_down(struct net_device *dev)
1837{
1838 struct sky2_port *sky2 = netdev_priv(dev);
1839 struct sky2_hw *hw = sky2->hw;
1840 unsigned port = sky2->port;
1841 u16 ctrl;
e07b1aa8 1842 u32 imask;
cd28ab6a 1843
1b537565
SH		 1844 /* Never really got started! */
1845 if (!sky2->tx_le)
1846 return 0;
1847
cd28ab6a
SH		 1848 if (netif_msg_ifdown(sky2))
1849 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1850
d104acaf
SH		 1851 /* Force flow control off */
1852 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
793b883e 1853
cd28ab6a
SH		 1854 /* Stop transmitter */
1855 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1856 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1857
1858 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
793b883e 1859 RB_RST_SET | RB_DIS_OP_MD);
cd28ab6a
SH		 1860
1861 ctrl = gma_read16(hw, port, GM_GP_CTRL);
793b883e 1862 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
cd28ab6a
SH		 1863 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1864
1865 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1866
1867 /* Workaround shared GMAC reset */
793b883e
SH		 1868 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0
1869 && port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
cd28ab6a
SH		 1870 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1871
cd28ab6a 1872 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
cd28ab6a 1873
6c83504f
SH		 1874 /* Force any delayed status interrrupt and NAPI */
1875 sky2_write32(hw, STAT_LEV_TIMER_CNT, 0);
1876 sky2_write32(hw, STAT_TX_TIMER_CNT, 0);
1877 sky2_write32(hw, STAT_ISR_TIMER_CNT, 0);
1878 sky2_read8(hw, STAT_ISR_TIMER_CTRL);
1879
a947a39d
MM		 1880 sky2_rx_stop(sky2);
1881
1882 /* Disable port IRQ */
1883 imask = sky2_read32(hw, B0_IMSK);
1884 imask &= ~portirq_msk[port];
1885 sky2_write32(hw, B0_IMSK, imask);
1886 sky2_read32(hw, B0_IMSK);
1887
6c83504f
SH		 1888 synchronize_irq(hw->pdev->irq);
1889 napi_synchronize(&hw->napi);
1890
0da6d7b3 1891 spin_lock_bh(&sky2->phy_lock);
b96936da 1892 sky2_phy_power_down(hw, port);
0da6d7b3 1893 spin_unlock_bh(&sky2->phy_lock);
d3bcfbeb 1894
264bb4fa
MM		 1895 sky2_tx_reset(hw, port);
1896
481cea4a
SH		 1897 /* Free any pending frames stuck in HW queue */
1898 sky2_tx_complete(sky2, sky2->tx_prod);
1899
cd28ab6a
SH		 1900 sky2_rx_clean(sky2);
1901
90bbebb4 1902 sky2_free_buffers(sky2);
1b537565 1903
cd28ab6a
SH		 1904 return 0;
1905}
1906
1907static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1908{
ea76e635 1909 if (hw->flags & SKY2_HW_FIBRE_PHY)
793b883e
SH		 1910 return SPEED_1000;
1911
05745c4a
SH		 1912 if (!(hw->flags & SKY2_HW_GIGABIT)) {
1913 if (aux & PHY_M_PS_SPEED_100)
1914 return SPEED_100;
1915 else
1916 return SPEED_10;
1917 }
cd28ab6a
SH		 1918
1919 switch (aux & PHY_M_PS_SPEED_MSK) {
1920 case PHY_M_PS_SPEED_1000:
1921 return SPEED_1000;
1922 case PHY_M_PS_SPEED_100:
1923 return SPEED_100;
1924 default:
1925 return SPEED_10;
1926 }
1927}
1928
1929static void sky2_link_up(struct sky2_port *sky2)
1930{
1931 struct sky2_hw *hw = sky2->hw;
1932 unsigned port = sky2->port;
1933 u16 reg;
16ad91e1
SH		 1934 static const char *fc_name[] = {
1935 [FC_NONE] = "none",
1936 [FC_TX] = "tx",
1937 [FC_RX] = "rx",
1938 [FC_BOTH] = "both",
1939 };
cd28ab6a 1940
cd28ab6a 1941 /* enable Rx/Tx */
2eaba1a2 1942 reg = gma_read16(hw, port, GM_GP_CTRL);
cd28ab6a
SH		 1943 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1944 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a
SH		 1945
1946 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1947
1948 netif_carrier_on(sky2->netdev);
cd28ab6a 1949
75e80683 1950 mod_timer(&hw->watchdog_timer, jiffies + 1);
32c2c300 1951
cd28ab6a 1952 /* Turn on link LED */
793b883e 1953 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
cd28ab6a
SH		 1954 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1955
1956 if (netif_msg_link(sky2))
1957 printk(KERN_INFO PFX
d571b694 1958 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
cd28ab6a
SH		 1959 sky2->netdev->name, sky2->speed,
1960 sky2->duplex == DUPLEX_FULL ? "full" : "half",
16ad91e1 1961 fc_name[sky2->flow_status]);
cd28ab6a
SH		 1962}
1963
1964static void sky2_link_down(struct sky2_port *sky2)
1965{
1966 struct sky2_hw *hw = sky2->hw;
1967 unsigned port = sky2->port;
1968 u16 reg;
1969
1970 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1971
1972 reg = gma_read16(hw, port, GM_GP_CTRL);
1973 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1974 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a 1975
cd28ab6a 1976 netif_carrier_off(sky2->netdev);
cd28ab6a
SH		 1977
1978 /* Turn on link LED */
1979 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
1980
1981 if (netif_msg_link(sky2))
1982 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
2eaba1a2 1983
cd28ab6a
SH		 1984 sky2_phy_init(hw, port);
1985}
1986
16ad91e1
SH		 1987static enum flow_control sky2_flow(int rx, int tx)
1988{
1989 if (rx)
1990 return tx ? FC_BOTH : FC_RX;
1991 else
1992 return tx ? FC_TX : FC_NONE;
1993}
1994
793b883e
SH		 1995static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
1996{
1997 struct sky2_hw *hw = sky2->hw;
1998 unsigned port = sky2->port;
da4c1ff4 1999 u16 advert, lpa;
793b883e 2000
da4c1ff4 2001 advert = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV);
793b883e 2002 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
793b883e
SH		 2003 if (lpa & PHY_M_AN_RF) {
2004 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
2005 return -1;
2006 }
2007
793b883e
SH		 2008 if (!(aux & PHY_M_PS_SPDUP_RES)) {
2009 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
2010 sky2->netdev->name);
2011 return -1;
2012 }
2013
793b883e 2014 sky2->speed = sky2_phy_speed(hw, aux);
7c74ac1c 2015 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
793b883e 2016
da4c1ff4
SH		 2017 /* Since the pause result bits seem to in different positions on
2018 * different chips. look at registers.
2019 */
ea76e635 2020 if (hw->flags & SKY2_HW_FIBRE_PHY) {
da4c1ff4
SH		 2021 /* Shift for bits in fiber PHY */
2022 advert &= ~(ADVERTISE_PAUSE_CAP|ADVERTISE_PAUSE_ASYM);
2023 lpa &= ~(LPA_PAUSE_CAP|LPA_PAUSE_ASYM);
2024
2025 if (advert & ADVERTISE_1000XPAUSE)
2026 advert |= ADVERTISE_PAUSE_CAP;
2027 if (advert & ADVERTISE_1000XPSE_ASYM)
2028 advert |= ADVERTISE_PAUSE_ASYM;
2029 if (lpa & LPA_1000XPAUSE)
2030 lpa |= LPA_PAUSE_CAP;
2031 if (lpa & LPA_1000XPAUSE_ASYM)
2032 lpa |= LPA_PAUSE_ASYM;
2033 }
793b883e 2034
da4c1ff4
SH		 2035 sky2->flow_status = FC_NONE;
2036 if (advert & ADVERTISE_PAUSE_CAP) {
2037 if (lpa & LPA_PAUSE_CAP)
2038 sky2->flow_status = FC_BOTH;
2039 else if (advert & ADVERTISE_PAUSE_ASYM)
2040 sky2->flow_status = FC_RX;
2041 } else if (advert & ADVERTISE_PAUSE_ASYM) {
2042 if ((lpa & LPA_PAUSE_CAP) && (lpa & LPA_PAUSE_ASYM))
2043 sky2->flow_status = FC_TX;
2044 }
793b883e 2045
16ad91e1 2046 if (sky2->duplex == DUPLEX_HALF && sky2->speed < SPEED_1000
93745494 2047 && !(hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_EX))
16ad91e1 2048 sky2->flow_status = FC_NONE;
2eaba1a2 2049
da4c1ff4 2050 if (sky2->flow_status & FC_TX)
793b883e
SH		 2051 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
2052 else
2053 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2054
2055 return 0;
2056}
cd28ab6a 2057
e07b1aa8
SH		 2058/* Interrupt from PHY */
2059static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
cd28ab6a 2060{
e07b1aa8
SH		 2061 struct net_device *dev = hw->dev[port];
2062 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 2063 u16 istatus, phystat;
2064
ebc646f6
SH		 2065 if (!netif_running(dev))
2066 return;
2067
e07b1aa8
SH		 2068 spin_lock(&sky2->phy_lock);
2069 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
2070 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
2071
cd28ab6a
SH		 2072 if (netif_msg_intr(sky2))
2073 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
2074 sky2->netdev->name, istatus, phystat);
2075
0ea065e5 2076 if (istatus & PHY_M_IS_AN_COMPL) {
793b883e
SH		 2077 if (sky2_autoneg_done(sky2, phystat) == 0)
2078 sky2_link_up(sky2);
2079 goto out;
2080 }
cd28ab6a 2081
793b883e
SH		 2082 if (istatus & PHY_M_IS_LSP_CHANGE)
2083 sky2->speed = sky2_phy_speed(hw, phystat);
cd28ab6a 2084
793b883e
SH		 2085 if (istatus & PHY_M_IS_DUP_CHANGE)
2086 sky2->duplex =
2087 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
cd28ab6a 2088
793b883e
SH		 2089 if (istatus & PHY_M_IS_LST_CHANGE) {
2090 if (phystat & PHY_M_PS_LINK_UP)
cd28ab6a 2091 sky2_link_up(sky2);
793b883e
SH		 2092 else
2093 sky2_link_down(sky2);
cd28ab6a 2094 }
793b883e 2095out:
e07b1aa8 2096 spin_unlock(&sky2->phy_lock);
cd28ab6a
SH		 2097}
2098
62335ab0 2099/* Transmit timeout is only called if we are running, carrier is up
302d1252
SH		 2100 * and tx queue is full (stopped).
2101 */
cd28ab6a
SH		 2102static void sky2_tx_timeout(struct net_device *dev)
2103{
2104 struct sky2_port *sky2 = netdev_priv(dev);
8cc048e3 2105 struct sky2_hw *hw = sky2->hw;
cd28ab6a
SH		 2106
2107 if (netif_msg_timer(sky2))
2108 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
2109
8f24664d 2110 printk(KERN_DEBUG PFX "%s: transmit ring %u .. %u report=%u done=%u\n",
62335ab0
SH		 2111 dev->name, sky2->tx_cons, sky2->tx_prod,
2112 sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
2113 sky2_read16(hw, Q_ADDR(txqaddr[sky2->port], Q_DONE)));
8f24664d 2114
81906791
SH		 2115 /* can't restart safely under softirq */
2116 schedule_work(&hw->restart_work);
cd28ab6a
SH		 2117}
2118
2119static int sky2_change_mtu(struct net_device *dev, int new_mtu)
2120{
6b1a3aef 2121 struct sky2_port *sky2 = netdev_priv(dev);
2122 struct sky2_hw *hw = sky2->hw;
b628ed98 2123 unsigned port = sky2->port;
6b1a3aef 2124 int err;
2125 u16 ctl, mode;
e07b1aa8 2126 u32 imask;
cd28ab6a
SH		 2127
2128 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2129 return -EINVAL;
2130
05745c4a
SH		 2131 if (new_mtu > ETH_DATA_LEN &&
2132 (hw->chip_id == CHIP_ID_YUKON_FE ||
2133 hw->chip_id == CHIP_ID_YUKON_FE_P))
d2adf4f6
SH		 2134 return -EINVAL;
2135
6b1a3aef 2136 if (!netif_running(dev)) {
2137 dev->mtu = new_mtu;
2138 return 0;
2139 }
2140
e07b1aa8 2141 imask = sky2_read32(hw, B0_IMSK);
6b1a3aef 2142 sky2_write32(hw, B0_IMSK, 0);
2143
018d1c66 2144 dev->trans_start = jiffies; /* prevent tx timeout */
2145 netif_stop_queue(dev);
bea3348e 2146 napi_disable(&hw->napi);
018d1c66 2147
e07b1aa8
SH		 2148 synchronize_irq(hw->pdev->irq);
2149
39dbd958 2150 if (!(hw->flags & SKY2_HW_RAM_BUFFER))
69161611 2151 sky2_set_tx_stfwd(hw, port);
b628ed98
SH		 2152
2153 ctl = gma_read16(hw, port, GM_GP_CTRL);
2154 gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
6b1a3aef 2155 sky2_rx_stop(sky2);
2156 sky2_rx_clean(sky2);
cd28ab6a
SH		 2157
2158 dev->mtu = new_mtu;
14d0263f 2159
6b1a3aef 2160 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
2161 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
2162
2163 if (dev->mtu > ETH_DATA_LEN)
2164 mode |= GM_SMOD_JUMBO_ENA;
2165
b628ed98 2166 gma_write16(hw, port, GM_SERIAL_MODE, mode);
cd28ab6a 2167
b628ed98 2168 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
cd28ab6a 2169
6b1a3aef 2170 err = sky2_rx_start(sky2);
e07b1aa8 2171 sky2_write32(hw, B0_IMSK, imask);
018d1c66 2172
d1d08d12 2173 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e
SH		 2174 napi_enable(&hw->napi);
2175
1b537565
SH		 2176 if (err)
2177 dev_close(dev);
2178 else {
b628ed98 2179 gma_write16(hw, port, GM_GP_CTRL, ctl);
1b537565 2180
1b537565
SH		 2181 netif_wake_queue(dev);
2182 }
2183
cd28ab6a
SH		 2184 return err;
2185}
2186
14d0263f
SH		 2187/* For small just reuse existing skb for next receive */
2188static struct sk_buff *receive_copy(struct sky2_port *sky2,
2189 const struct rx_ring_info *re,
2190 unsigned length)
2191{
2192 struct sk_buff *skb;
2193
2194 skb = netdev_alloc_skb(sky2->netdev, length + 2);
2195 if (likely(skb)) {
2196 skb_reserve(skb, 2);
2197 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->data_addr,
2198 length, PCI_DMA_FROMDEVICE);
d626f62b 2199 skb_copy_from_linear_data(re->skb, skb->data, length);
14d0263f
SH		 2200 skb->ip_summed = re->skb->ip_summed;
2201 skb->csum = re->skb->csum;
2202 pci_dma_sync_single_for_device(sky2->hw->pdev, re->data_addr,
2203 length, PCI_DMA_FROMDEVICE);
2204 re->skb->ip_summed = CHECKSUM_NONE;
489b10c1 2205 skb_put(skb, length);
14d0263f
SH		 2206 }
2207 return skb;
2208}
2209
2210/* Adjust length of skb with fragments to match received data */
2211static void skb_put_frags(struct sk_buff *skb, unsigned int hdr_space,
2212 unsigned int length)
2213{
2214 int i, num_frags;
2215 unsigned int size;
2216
2217 /* put header into skb */
2218 size = min(length, hdr_space);
2219 skb->tail += size;
2220 skb->len += size;
2221 length -= size;
2222
2223 num_frags = skb_shinfo(skb)->nr_frags;
2224 for (i = 0; i < num_frags; i++) {
2225 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2226
2227 if (length == 0) {
2228 /* don't need this page */
2229 __free_page(frag->page);
2230 --skb_shinfo(skb)->nr_frags;
2231 } else {
2232 size = min(length, (unsigned) PAGE_SIZE);
2233
2234 frag->size = size;
2235 skb->data_len += size;
2236 skb->truesize += size;
2237 skb->len += size;
2238 length -= size;
2239 }
2240 }
2241}
2242
2243/* Normal packet - take skb from ring element and put in a new one */
2244static struct sk_buff *receive_new(struct sky2_port *sky2,
2245 struct rx_ring_info *re,
2246 unsigned int length)
2247{
2248 struct sk_buff *skb, *nskb;
2249 unsigned hdr_space = sky2->rx_data_size;
2250
14d0263f
SH		 2251 /* Don't be tricky about reusing pages (yet) */
2252 nskb = sky2_rx_alloc(sky2);
2253 if (unlikely(!nskb))
2254 return NULL;
2255
2256 skb = re->skb;
2257 sky2_rx_unmap_skb(sky2->hw->pdev, re);
2258
2259 prefetch(skb->data);
2260 re->skb = nskb;
454e6cb6
SH		 2261 if (sky2_rx_map_skb(sky2->hw->pdev, re, hdr_space)) {
2262 dev_kfree_skb(nskb);
2263 re->skb = skb;
2264 return NULL;
2265 }
14d0263f
SH		 2266
2267 if (skb_shinfo(skb)->nr_frags)
2268 skb_put_frags(skb, hdr_space, length);
2269 else
489b10c1 2270 skb_put(skb, length);
14d0263f
SH		 2271 return skb;
2272}
2273
cd28ab6a
SH		 2274/*
2275 * Receive one packet.
d571b694 2276 * For larger packets, get new buffer.
cd28ab6a 2277 */
497d7c86 2278static struct sk_buff *sky2_receive(struct net_device *dev,
cd28ab6a
SH		 2279 u16 length, u32 status)
2280{
497d7c86 2281 struct sky2_port *sky2 = netdev_priv(dev);
291ea614 2282 struct rx_ring_info *re = sky2->rx_ring + sky2->rx_next;
79e57d32 2283 struct sk_buff *skb = NULL;
d6532232
SH		 2284 u16 count = (status & GMR_FS_LEN) >> 16;
2285
2286#ifdef SKY2_VLAN_TAG_USED
2287 /* Account for vlan tag */
2288 if (sky2->vlgrp && (status & GMR_FS_VLAN))
2289 count -= VLAN_HLEN;
2290#endif
cd28ab6a
SH		 2291
2292 if (unlikely(netif_msg_rx_status(sky2)))
2293 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
497d7c86 2294 dev->name, sky2->rx_next, status, length);
cd28ab6a 2295
793b883e 2296 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
d70cd51a 2297 prefetch(sky2->rx_ring + sky2->rx_next);
cd28ab6a 2298
3b12e014
SH		 2299 /* This chip has hardware problems that generates bogus status.
2300 * So do only marginal checking and expect higher level protocols
2301 * to handle crap frames.
2302 */
2303 if (sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
2304 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0 &&
2305 length != count)
2306 goto okay;
2307
42eeea01 2308 if (status & GMR_FS_ANY_ERR)
cd28ab6a
SH		 2309 goto error;
2310
42eeea01 2311 if (!(status & GMR_FS_RX_OK))
2312 goto resubmit;
2313
d6532232
SH		 2314 /* if length reported by DMA does not match PHY, packet was truncated */
2315 if (length != count)
3b12e014 2316 goto len_error;
71749531 2317
3b12e014 2318okay:
14d0263f
SH		 2319 if (length < copybreak)
2320 skb = receive_copy(sky2, re, length);
2321 else
2322 skb = receive_new(sky2, re, length);
793b883e 2323resubmit:
14d0263f 2324 sky2_rx_submit(sky2, re);
79e57d32 2325
cd28ab6a
SH		 2326 return skb;
2327
3b12e014 2328len_error:
71749531
SH		 2329 /* Truncation of overlength packets
2330 causes PHY length to not match MAC length */
7138a0f5 2331 ++dev->stats.rx_length_errors;
d6532232 2332 if (netif_msg_rx_err(sky2) && net_ratelimit())
3b12e014
SH		 2333 pr_info(PFX "%s: rx length error: status %#x length %d\n",
2334 dev->name, status, length);
d6532232 2335 goto resubmit;
71749531 2336
cd28ab6a 2337error:
7138a0f5 2338 ++dev->stats.rx_errors;
b6d77734 2339 if (status & GMR_FS_RX_FF_OV) {
7138a0f5 2340 dev->stats.rx_over_errors++;
b6d77734
SH		 2341 goto resubmit;
2342 }
6e15b712 2343
3be92a70 2344 if (netif_msg_rx_err(sky2) && net_ratelimit())
cd28ab6a 2345 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
497d7c86 2346 dev->name, status, length);
793b883e
SH		 2347
2348 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
7138a0f5 2349 dev->stats.rx_length_errors++;
cd28ab6a 2350 if (status & GMR_FS_FRAGMENT)
7138a0f5 2351 dev->stats.rx_frame_errors++;
cd28ab6a 2352 if (status & GMR_FS_CRC_ERR)
7138a0f5 2353 dev->stats.rx_crc_errors++;
79e57d32 2354
793b883e 2355 goto resubmit;
cd28ab6a
SH		 2356}
2357
e07b1aa8
SH		 2358/* Transmit complete */
2359static inline void sky2_tx_done(struct net_device *dev, u16 last)
13b97b74 2360{
e07b1aa8 2361 struct sky2_port *sky2 = netdev_priv(dev);
302d1252 2362
49d4b8ba 2363 if (netif_running(dev))
e07b1aa8 2364 sky2_tx_complete(sky2, last);
cd28ab6a
SH		 2365}
2366
37e5a243
SH		 2367static inline void sky2_skb_rx(const struct sky2_port *sky2,
2368 u32 status, struct sk_buff *skb)
2369{
2370#ifdef SKY2_VLAN_TAG_USED
2371 u16 vlan_tag = be16_to_cpu(sky2->rx_tag);
2372 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
2373 if (skb->ip_summed == CHECKSUM_NONE)
2374 vlan_hwaccel_receive_skb(skb, sky2->vlgrp, vlan_tag);
2375 else
2376 vlan_gro_receive(&sky2->hw->napi, sky2->vlgrp,
2377 vlan_tag, skb);
2378 return;
2379 }
2380#endif
2381 if (skb->ip_summed == CHECKSUM_NONE)
2382 netif_receive_skb(skb);
2383 else
2384 napi_gro_receive(&sky2->hw->napi, skb);
2385}
2386
bf15fe99
SH		 2387static inline void sky2_rx_done(struct sky2_hw *hw, unsigned port,
2388 unsigned packets, unsigned bytes)
2389{
2390 if (packets) {
2391 struct net_device *dev = hw->dev[port];
2392
2393 dev->stats.rx_packets += packets;
2394 dev->stats.rx_bytes += bytes;
2395 dev->last_rx = jiffies;
2396 sky2_rx_update(netdev_priv(dev), rxqaddr[port]);
2397 }
2398}
2399
e07b1aa8 2400/* Process status response ring */
26691830 2401static int sky2_status_intr(struct sky2_hw *hw, int to_do, u16 idx)
cd28ab6a 2402{
e07b1aa8 2403 int work_done = 0;
bf15fe99
SH		 2404 unsigned int total_bytes[2] = { 0 };
2405 unsigned int total_packets[2] = { 0 };
a8fd6266 2406
af2a58ac 2407 rmb();
26691830 2408 do {
55c9dd35 2409 struct sky2_port *sky2;
13210ce5 2410 struct sky2_status_le *le = hw->st_le + hw->st_idx;
ab5adecb 2411 unsigned port;
13210ce5 2412 struct net_device *dev;
cd28ab6a 2413 struct sk_buff *skb;
cd28ab6a
SH		 2414 u32 status;
2415 u16 length;
ab5adecb
SH		 2416 u8 opcode = le->opcode;
2417
2418 if (!(opcode & HW_OWNER))
2419 break;
cd28ab6a 2420
cb5d9547 2421 hw->st_idx = RING_NEXT(hw->st_idx, STATUS_RING_SIZE);
bea86103 2422
ab5adecb 2423 port = le->css & CSS_LINK_BIT;
69161611 2424 dev = hw->dev[port];
13210ce5 2425 sky2 = netdev_priv(dev);
f65b138c
SH		 2426 length = le16_to_cpu(le->length);
2427 status = le32_to_cpu(le->status);
cd28ab6a 2428
ab5adecb
SH		 2429 le->opcode = 0;
2430 switch (opcode & ~HW_OWNER) {
cd28ab6a 2431 case OP_RXSTAT:
bf15fe99
SH		 2432 total_packets[port]++;
2433 total_bytes[port] += length;
497d7c86 2434 skb = sky2_receive(dev, length, status);
3225b919 2435 if (unlikely(!skb)) {
7138a0f5 2436 dev->stats.rx_dropped++;
55c9dd35 2437 break;
3225b919 2438 }
13210ce5 2439
69161611 2440 /* This chip reports checksum status differently */
05745c4a 2441 if (hw->flags & SKY2_HW_NEW_LE) {
0ea065e5 2442 if ((sky2->flags & SKY2_FLAG_RX_CHECKSUM) &&
69161611
SH		 2443 (le->css & (CSS_ISIPV4 | CSS_ISIPV6)) &&
2444 (le->css & CSS_TCPUDPCSOK))
2445 skb->ip_summed = CHECKSUM_UNNECESSARY;
2446 else
2447 skb->ip_summed = CHECKSUM_NONE;
2448 }
2449
13210ce5 2450 skb->protocol = eth_type_trans(skb, dev);
13210ce5 2451
37e5a243 2452 sky2_skb_rx(sky2, status, skb);
13210ce5 2453
22e11703 2454 /* Stop after net poll weight */
13210ce5 2455 if (++work_done >= to_do)
2456 goto exit_loop;
cd28ab6a
SH		 2457 break;
2458
d1f13708 2459#ifdef SKY2_VLAN_TAG_USED
2460 case OP_RXVLAN:
2461 sky2->rx_tag = length;
2462 break;
2463
2464 case OP_RXCHKSVLAN:
2465 sky2->rx_tag = length;
2466 /* fall through */
2467#endif
cd28ab6a 2468 case OP_RXCHKS:
0ea065e5 2469 if (!(sky2->flags & SKY2_FLAG_RX_CHECKSUM))
87418307
SH		 2470 break;
2471
05745c4a
SH		 2472 /* If this happens then driver assuming wrong format */
2473 if (unlikely(hw->flags & SKY2_HW_NEW_LE)) {
2474 if (net_ratelimit())
2475 printk(KERN_NOTICE "%s: unexpected"
2476 " checksum status\n",
2477 dev->name);
69161611 2478 break;
05745c4a 2479 }
69161611 2480
87418307
SH		 2481 /* Both checksum counters are programmed to start at
2482 * the same offset, so unless there is a problem they
2483 * should match. This failure is an early indication that
2484 * hardware receive checksumming won't work.
2485 */
2486 if (likely(status >> 16 == (status & 0xffff))) {
2487 skb = sky2->rx_ring[sky2->rx_next].skb;
2488 skb->ip_summed = CHECKSUM_COMPLETE;
b9389796 2489 skb->csum = le16_to_cpu(status);
87418307
SH		 2490 } else {
2491 printk(KERN_NOTICE PFX "%s: hardware receive "
2492 "checksum problem (status = %#x)\n",
2493 dev->name, status);
0ea065e5
SH		 2494 sky2->flags &= ~SKY2_FLAG_RX_CHECKSUM;
2495
87418307 2496 sky2_write32(sky2->hw,
69161611 2497 Q_ADDR(rxqaddr[port], Q_CSR),
87418307
SH		 2498 BMU_DIS_RX_CHKSUM);
2499 }
cd28ab6a
SH		 2500 break;
2501
2502 case OP_TXINDEXLE:
13b97b74 2503 /* TX index reports status for both ports */
f55925d7 2504 sky2_tx_done(hw->dev[0], status & 0xfff);
e07b1aa8
SH		 2505 if (hw->dev[1])
2506 sky2_tx_done(hw->dev[1],
2507 ((status >> 24) & 0xff)
2508 | (u16)(length & 0xf) << 8);
cd28ab6a
SH		 2509 break;
2510
cd28ab6a
SH		 2511 default:
2512 if (net_ratelimit())
793b883e 2513 printk(KERN_WARNING PFX
ab5adecb 2514 "unknown status opcode 0x%x\n", opcode);
cd28ab6a 2515 }
26691830 2516 } while (hw->st_idx != idx);
cd28ab6a 2517
fe2a24df
SH		 2518 /* Fully processed status ring so clear irq */
2519 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2520
13210ce5 2521exit_loop:
bf15fe99
SH		 2522 sky2_rx_done(hw, 0, total_packets[0], total_bytes[0]);
2523 sky2_rx_done(hw, 1, total_packets[1], total_bytes[1]);
22e11703 2524
e07b1aa8 2525 return work_done;
cd28ab6a
SH		 2526}
2527
2528static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
2529{
2530 struct net_device *dev = hw->dev[port];
2531
3be92a70
SH		 2532 if (net_ratelimit())
2533 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
2534 dev->name, status);
cd28ab6a
SH		 2535
2536 if (status & Y2_IS_PAR_RD1) {
3be92a70
SH		 2537 if (net_ratelimit())
2538 printk(KERN_ERR PFX "%s: ram data read parity error\n",
2539 dev->name);
cd28ab6a
SH		 2540 /* Clear IRQ */
2541 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
2542 }
2543
2544 if (status & Y2_IS_PAR_WR1) {
3be92a70
SH		 2545 if (net_ratelimit())
2546 printk(KERN_ERR PFX "%s: ram data write parity error\n",
2547 dev->name);
cd28ab6a
SH		 2548
2549 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
2550 }
2551
2552 if (status & Y2_IS_PAR_MAC1) {
3be92a70
SH		 2553 if (net_ratelimit())
2554 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
cd28ab6a
SH		 2555 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
2556 }
2557
2558 if (status & Y2_IS_PAR_RX1) {
3be92a70
SH		 2559 if (net_ratelimit())
2560 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
cd28ab6a
SH		 2561 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
2562 }
2563
2564 if (status & Y2_IS_TCP_TXA1) {
3be92a70
SH		 2565 if (net_ratelimit())
2566 printk(KERN_ERR PFX "%s: TCP segmentation error\n",
2567 dev->name);
cd28ab6a
SH		 2568 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
2569 }
2570}
2571
2572static void sky2_hw_intr(struct sky2_hw *hw)
2573{
555382cb 2574 struct pci_dev *pdev = hw->pdev;
cd28ab6a 2575 u32 status = sky2_read32(hw, B0_HWE_ISRC);
555382cb
SH		 2576 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2577
2578 status &= hwmsk;
cd28ab6a 2579
793b883e 2580 if (status & Y2_IS_TIST_OV)
cd28ab6a 2581 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2582
2583 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
793b883e
SH		 2584 u16 pci_err;
2585
82637e80 2586 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 2587 pci_err = sky2_pci_read16(hw, PCI_STATUS);
3be92a70 2588 if (net_ratelimit())
555382cb 2589 dev_err(&pdev->dev, "PCI hardware error (0x%x)\n",
b02a9258 2590 pci_err);
cd28ab6a 2591
b32f40c4 2592 sky2_pci_write16(hw, PCI_STATUS,
167f53d0 2593 pci_err | PCI_STATUS_ERROR_BITS);
82637e80 2594 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2595 }
2596
2597 if (status & Y2_IS_PCI_EXP) {
d571b694 2598 /* PCI-Express uncorrectable Error occurred */
555382cb 2599 u32 err;
cd28ab6a 2600
82637e80 2601 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
7782c8c4
SH		 2602 err = sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
2603 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2604 0xfffffffful);
3be92a70 2605 if (net_ratelimit())
555382cb 2606 dev_err(&pdev->dev, "PCI Express error (0x%x)\n", err);
cf06ffb4 2607
7782c8c4 2608 sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
82637e80 2609 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2610 }
2611
2612 if (status & Y2_HWE_L1_MASK)
2613 sky2_hw_error(hw, 0, status);
2614 status >>= 8;
2615 if (status & Y2_HWE_L1_MASK)
2616 sky2_hw_error(hw, 1, status);
2617}
2618
2619static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2620{
2621 struct net_device *dev = hw->dev[port];
2622 struct sky2_port *sky2 = netdev_priv(dev);
2623 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2624
2625 if (netif_msg_intr(sky2))
2626 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
2627 dev->name, status);
2628
a3caeada
SH		 2629 if (status & GM_IS_RX_CO_OV)
2630 gma_read16(hw, port, GM_RX_IRQ_SRC);
2631
2632 if (status & GM_IS_TX_CO_OV)
2633 gma_read16(hw, port, GM_TX_IRQ_SRC);
2634
cd28ab6a 2635 if (status & GM_IS_RX_FF_OR) {
7138a0f5 2636 ++dev->stats.rx_fifo_errors;
cd28ab6a
SH		 2637 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2638 }
2639
2640 if (status & GM_IS_TX_FF_UR) {
7138a0f5 2641 ++dev->stats.tx_fifo_errors;
cd28ab6a
SH		 2642 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2643 }
cd28ab6a
SH		 2644}
2645
40b01727 2646/* This should never happen it is a bug. */
c119731d 2647static void sky2_le_error(struct sky2_hw *hw, unsigned port, u16 q)
d257924e
SH		 2648{
2649 struct net_device *dev = hw->dev[port];
c119731d 2650 u16 idx = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX));
d257924e 2651
c119731d
SH		 2652 dev_err(&hw->pdev->dev, PFX
2653 "%s: descriptor error q=%#x get=%u put=%u\n",
2654 dev->name, (unsigned) q, (unsigned) idx,
2655 (unsigned) sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX)));
d257924e 2656
40b01727 2657 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_IRQ_CHK);
d257924e 2658}
cd28ab6a 2659
75e80683
SH		 2660static int sky2_rx_hung(struct net_device *dev)
2661{
2662 struct sky2_port *sky2 = netdev_priv(dev);
2663 struct sky2_hw *hw = sky2->hw;
2664 unsigned port = sky2->port;
2665 unsigned rxq = rxqaddr[port];
2666 u32 mac_rp = sky2_read32(hw, SK_REG(port, RX_GMF_RP));
2667 u8 mac_lev = sky2_read8(hw, SK_REG(port, RX_GMF_RLEV));
2668 u8 fifo_rp = sky2_read8(hw, Q_ADDR(rxq, Q_RP));
2669 u8 fifo_lev = sky2_read8(hw, Q_ADDR(rxq, Q_RL));
2670
2671 /* If idle and MAC or PCI is stuck */
2672 if (sky2->check.last == dev->last_rx &&
2673 ((mac_rp == sky2->check.mac_rp &&
2674 mac_lev != 0 && mac_lev >= sky2->check.mac_lev) ||
2675 /* Check if the PCI RX hang */
2676 (fifo_rp == sky2->check.fifo_rp &&
2677 fifo_lev != 0 && fifo_lev >= sky2->check.fifo_lev))) {
2678 printk(KERN_DEBUG PFX "%s: hung mac %d:%d fifo %d (%d:%d)\n",
2679 dev->name, mac_lev, mac_rp, fifo_lev, fifo_rp,
2680 sky2_read8(hw, Q_ADDR(rxq, Q_WP)));
2681 return 1;
2682 } else {
2683 sky2->check.last = dev->last_rx;
2684 sky2->check.mac_rp = mac_rp;
2685 sky2->check.mac_lev = mac_lev;
2686 sky2->check.fifo_rp = fifo_rp;
2687 sky2->check.fifo_lev = fifo_lev;
2688 return 0;
2689 }
2690}
2691
32c2c300 2692static void sky2_watchdog(unsigned long arg)
d27ed387 2693{
01bd7564 2694 struct sky2_hw *hw = (struct sky2_hw *) arg;
d27ed387 2695
75e80683 2696 /* Check for lost IRQ once a second */
32c2c300 2697 if (sky2_read32(hw, B0_ISRC)) {
bea3348e 2698 napi_schedule(&hw->napi);
75e80683
SH		 2699 } else {
2700 int i, active = 0;
2701
2702 for (i = 0; i < hw->ports; i++) {
bea3348e 2703 struct net_device *dev = hw->dev[i];
75e80683
SH		 2704 if (!netif_running(dev))
2705 continue;
2706 ++active;
2707
2708 /* For chips with Rx FIFO, check if stuck */
39dbd958 2709 if ((hw->flags & SKY2_HW_RAM_BUFFER) &&
75e80683
SH		 2710 sky2_rx_hung(dev)) {
2711 pr_info(PFX "%s: receiver hang detected\n",
2712 dev->name);
2713 schedule_work(&hw->restart_work);
2714 return;
2715 }
2716 }
2717
2718 if (active == 0)
2719 return;
32c2c300 2720 }
01bd7564 2721
75e80683 2722 mod_timer(&hw->watchdog_timer, round_jiffies(jiffies + HZ));
d27ed387
SH		 2723}
2724
40b01727
SH		 2725/* Hardware/software error handling */
2726static void sky2_err_intr(struct sky2_hw *hw, u32 status)
cd28ab6a 2727{
40b01727
SH		 2728 if (net_ratelimit())
2729 dev_warn(&hw->pdev->dev, "error interrupt status=%#x\n", status);
cd28ab6a 2730
1e5f1283
SH		 2731 if (status & Y2_IS_HW_ERR)
2732 sky2_hw_intr(hw);
d257924e 2733
1e5f1283
SH		 2734 if (status & Y2_IS_IRQ_MAC1)
2735 sky2_mac_intr(hw, 0);
cd28ab6a 2736
1e5f1283
SH		 2737 if (status & Y2_IS_IRQ_MAC2)
2738 sky2_mac_intr(hw, 1);
cd28ab6a 2739
1e5f1283 2740 if (status & Y2_IS_CHK_RX1)
c119731d 2741 sky2_le_error(hw, 0, Q_R1);
d257924e 2742
1e5f1283 2743 if (status & Y2_IS_CHK_RX2)
c119731d 2744 sky2_le_error(hw, 1, Q_R2);
d257924e 2745
1e5f1283 2746 if (status & Y2_IS_CHK_TXA1)
c119731d 2747 sky2_le_error(hw, 0, Q_XA1);
d257924e 2748
1e5f1283 2749 if (status & Y2_IS_CHK_TXA2)
c119731d 2750 sky2_le_error(hw, 1, Q_XA2);
40b01727
SH		 2751}
2752
bea3348e 2753static int sky2_poll(struct napi_struct *napi, int work_limit)
40b01727 2754{
bea3348e 2755 struct sky2_hw *hw = container_of(napi, struct sky2_hw, napi);
40b01727 2756 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
6f535763 2757 int work_done = 0;
26691830 2758 u16 idx;
40b01727
SH		 2759
2760 if (unlikely(status & Y2_IS_ERROR))
2761 sky2_err_intr(hw, status);
2762
2763 if (status & Y2_IS_IRQ_PHY1)
2764 sky2_phy_intr(hw, 0);
2765
2766 if (status & Y2_IS_IRQ_PHY2)
2767 sky2_phy_intr(hw, 1);
cd28ab6a 2768
26691830
SH		 2769 while ((idx = sky2_read16(hw, STAT_PUT_IDX)) != hw->st_idx) {
2770 work_done += sky2_status_intr(hw, work_limit - work_done, idx);
6f535763
DM		 2771
2772 if (work_done >= work_limit)
26691830
SH		 2773 goto done;
2774 }
6f535763 2775
26691830
SH		 2776 napi_complete(napi);
2777 sky2_read32(hw, B0_Y2_SP_LISR);
2778done:
6f535763 2779
bea3348e 2780 return work_done;
e07b1aa8
SH		 2781}
2782
7d12e780 2783static irqreturn_t sky2_intr(int irq, void *dev_id)
e07b1aa8
SH		 2784{
2785 struct sky2_hw *hw = dev_id;
e07b1aa8
SH		 2786 u32 status;
2787
2788 /* Reading this mask interrupts as side effect */
2789 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
2790 if (status == 0 || status == ~0)
2791 return IRQ_NONE;
793b883e 2792
e07b1aa8 2793 prefetch(&hw->st_le[hw->st_idx]);
bea3348e
SH		 2794
2795 napi_schedule(&hw->napi);
793b883e 2796
cd28ab6a
SH		 2797 return IRQ_HANDLED;
2798}
2799
2800#ifdef CONFIG_NET_POLL_CONTROLLER
2801static void sky2_netpoll(struct net_device *dev)
2802{
2803 struct sky2_port *sky2 = netdev_priv(dev);
2804
bea3348e 2805 napi_schedule(&sky2->hw->napi);
cd28ab6a
SH		 2806}
2807#endif
2808
2809/* Chip internal frequency for clock calculations */
05745c4a 2810static u32 sky2_mhz(const struct sky2_hw *hw)
cd28ab6a 2811{
793b883e 2812 switch (hw->chip_id) {
cd28ab6a 2813 case CHIP_ID_YUKON_EC:
5a5b1ea0 2814 case CHIP_ID_YUKON_EC_U:
93745494 2815 case CHIP_ID_YUKON_EX:
ed4d4161 2816 case CHIP_ID_YUKON_SUPR:
0ce8b98d 2817 case CHIP_ID_YUKON_UL_2:
05745c4a
SH		 2818 return 125;
2819
cd28ab6a 2820 case CHIP_ID_YUKON_FE:
05745c4a
SH		 2821 return 100;
2822
2823 case CHIP_ID_YUKON_FE_P:
2824 return 50;
2825
2826 case CHIP_ID_YUKON_XL:
2827 return 156;
2828
2829 default:
2830 BUG();
cd28ab6a
SH		 2831 }
2832}
2833
fb17358f 2834static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
cd28ab6a 2835{
fb17358f 2836 return sky2_mhz(hw) * us;
cd28ab6a
SH		 2837}
2838
fb17358f 2839static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
cd28ab6a 2840{
fb17358f 2841 return clk / sky2_mhz(hw);
cd28ab6a
SH		 2842}
2843
fb17358f 2844
e3173832 2845static int __devinit sky2_init(struct sky2_hw *hw)
cd28ab6a 2846{
b89165f2 2847 u8 t8;
cd28ab6a 2848
167f53d0 2849 /* Enable all clocks and check for bad PCI access */
b32f40c4 2850 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
451af335 2851
cd28ab6a 2852 sky2_write8(hw, B0_CTST, CS_RST_CLR);
08c06d8a 2853
cd28ab6a 2854 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
ea76e635
SH		 2855 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2856
2857 switch(hw->chip_id) {
2858 case CHIP_ID_YUKON_XL:
39dbd958 2859 hw->flags = SKY2_HW_GIGABIT | SKY2_HW_NEWER_PHY;
ea76e635
SH		 2860 break;
2861
2862 case CHIP_ID_YUKON_EC_U:
2863 hw->flags = SKY2_HW_GIGABIT
2864 | SKY2_HW_NEWER_PHY
2865 | SKY2_HW_ADV_POWER_CTL;
2866 break;
2867
2868 case CHIP_ID_YUKON_EX:
2869 hw->flags = SKY2_HW_GIGABIT
2870 | SKY2_HW_NEWER_PHY
2871 | SKY2_HW_NEW_LE
2872 | SKY2_HW_ADV_POWER_CTL;
2873
2874 /* New transmit checksum */
2875 if (hw->chip_rev != CHIP_REV_YU_EX_B0)
2876 hw->flags |= SKY2_HW_AUTO_TX_SUM;
2877 break;
2878
2879 case CHIP_ID_YUKON_EC:
2880 /* This rev is really old, and requires untested workarounds */
2881 if (hw->chip_rev == CHIP_REV_YU_EC_A1) {
2882 dev_err(&hw->pdev->dev, "unsupported revision Yukon-EC rev A1\n");
2883 return -EOPNOTSUPP;
2884 }
39dbd958 2885 hw->flags = SKY2_HW_GIGABIT;
ea76e635
SH		 2886 break;
2887
2888 case CHIP_ID_YUKON_FE:
ea76e635
SH		 2889 break;
2890
05745c4a
SH		 2891 case CHIP_ID_YUKON_FE_P:
2892 hw->flags = SKY2_HW_NEWER_PHY
2893 | SKY2_HW_NEW_LE
2894 | SKY2_HW_AUTO_TX_SUM
2895 | SKY2_HW_ADV_POWER_CTL;
2896 break;
ed4d4161
SH		 2897
2898 case CHIP_ID_YUKON_SUPR:
2899 hw->flags = SKY2_HW_GIGABIT
2900 | SKY2_HW_NEWER_PHY
2901 | SKY2_HW_NEW_LE
2902 | SKY2_HW_AUTO_TX_SUM
2903 | SKY2_HW_ADV_POWER_CTL;
2904 break;
2905
0ce8b98d
SH		 2906 case CHIP_ID_YUKON_UL_2:
2907 hw->flags = SKY2_HW_GIGABIT
2908 | SKY2_HW_ADV_POWER_CTL;
2909 break;
2910
ea76e635 2911 default:
b02a9258
SH		 2912 dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n",
2913 hw->chip_id);
cd28ab6a
SH		 2914 return -EOPNOTSUPP;
2915 }
2916
ea76e635
SH		 2917 hw->pmd_type = sky2_read8(hw, B2_PMD_TYP);
2918 if (hw->pmd_type == 'L' || hw->pmd_type == 'S' || hw->pmd_type == 'P')
2919 hw->flags |= SKY2_HW_FIBRE_PHY;
290d4de5 2920
e3173832
SH		 2921 hw->ports = 1;
2922 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2923 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2924 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2925 ++hw->ports;
2926 }
2927
74a61ebf
MM		 2928 if (sky2_read8(hw, B2_E_0))
2929 hw->flags |= SKY2_HW_RAM_BUFFER;
2930
e3173832
SH		 2931 return 0;
2932}
2933
2934static void sky2_reset(struct sky2_hw *hw)
2935{
555382cb 2936 struct pci_dev *pdev = hw->pdev;
e3173832 2937 u16 status;
555382cb
SH		 2938 int i, cap;
2939 u32 hwe_mask = Y2_HWE_ALL_MASK;
e3173832 2940
cd28ab6a 2941 /* disable ASF */
4f44d8ba
SH		 2942 if (hw->chip_id == CHIP_ID_YUKON_EX) {
2943 status = sky2_read16(hw, HCU_CCSR);
2944 status &= ~(HCU_CCSR_AHB_RST | HCU_CCSR_CPU_RST_MODE |
2945 HCU_CCSR_UC_STATE_MSK);
2946 sky2_write16(hw, HCU_CCSR, status);
2947 } else
2948 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
2949 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
cd28ab6a
SH		 2950
2951 /* do a SW reset */
2952 sky2_write8(hw, B0_CTST, CS_RST_SET);
2953 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2954
ac93a394
SH		 2955 /* allow writes to PCI config */
2956 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2957
cd28ab6a 2958 /* clear PCI errors, if any */
b32f40c4 2959 status = sky2_pci_read16(hw, PCI_STATUS);
167f53d0 2960 status |= PCI_STATUS_ERROR_BITS;
b32f40c4 2961 sky2_pci_write16(hw, PCI_STATUS, status);
cd28ab6a
SH		 2962
2963 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
2964
555382cb
SH		 2965 cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
2966 if (cap) {
7782c8c4
SH		 2967 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2968 0xfffffffful);
555382cb
SH		 2969
2970 /* If error bit is stuck on ignore it */
2971 if (sky2_read32(hw, B0_HWE_ISRC) & Y2_IS_PCI_EXP)
2972 dev_info(&pdev->dev, "ignoring stuck error report bit\n");
7782c8c4 2973 else
555382cb
SH		 2974 hwe_mask |= Y2_IS_PCI_EXP;
2975 }
cd28ab6a 2976
ae306cca 2977 sky2_power_on(hw);
82637e80 2978 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2979
2980 for (i = 0; i < hw->ports; i++) {
2981 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
2982 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
69161611 2983
ed4d4161
SH		 2984 if (hw->chip_id == CHIP_ID_YUKON_EX ||
2985 hw->chip_id == CHIP_ID_YUKON_SUPR)
69161611
SH		 2986 sky2_write16(hw, SK_REG(i, GMAC_CTRL),
2987 GMC_BYP_MACSECRX_ON | GMC_BYP_MACSECTX_ON
2988 | GMC_BYP_RETR_ON);
cd28ab6a
SH		 2989 }
2990
793b883e
SH		 2991 /* Clear I2C IRQ noise */
2992 sky2_write32(hw, B2_I2C_IRQ, 1);
cd28ab6a
SH		 2993
2994 /* turn off hardware timer (unused) */
2995 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
2996 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
793b883e 2997
69634ee7
SH		 2998 /* Turn off descriptor polling */
2999 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
cd28ab6a
SH		 3000
3001 /* Turn off receive timestamp */
3002 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
793b883e 3003 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 3004
3005 /* enable the Tx Arbiters */
3006 for (i = 0; i < hw->ports; i++)
3007 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
3008
3009 /* Initialize ram interface */
3010 for (i = 0; i < hw->ports; i++) {
793b883e 3011 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
cd28ab6a
SH		 3012
3013 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
3014 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
3015 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
3016 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
3017 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
3018 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
3019 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
3020 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
3021 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
3022 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
3023 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
3024 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
3025 }
3026
555382cb 3027 sky2_write32(hw, B0_HWE_IMSK, hwe_mask);
cd28ab6a 3028
cd28ab6a 3029 for (i = 0; i < hw->ports; i++)
d3bcfbeb 3030 sky2_gmac_reset(hw, i);
cd28ab6a 3031
cd28ab6a
SH		 3032 memset(hw->st_le, 0, STATUS_LE_BYTES);
3033 hw->st_idx = 0;
3034
3035 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
3036 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
3037
3038 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
793b883e 3039 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
cd28ab6a
SH		 3040
3041 /* Set the list last index */
793b883e 3042 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
cd28ab6a 3043
290d4de5
SH		 3044 sky2_write16(hw, STAT_TX_IDX_TH, 10);
3045 sky2_write8(hw, STAT_FIFO_WM, 16);
cd28ab6a 3046
290d4de5
SH		 3047 /* set Status-FIFO ISR watermark */
3048 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
3049 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
3050 else
3051 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
cd28ab6a 3052
290d4de5 3053 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
77b3d6a2
SH		 3054 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
3055 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
cd28ab6a 3056
793b883e 3057 /* enable status unit */
cd28ab6a
SH		 3058 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
3059
3060 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3061 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3062 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
e3173832
SH		 3063}
3064
af18d8b8
SH		 3065/* Take device down (offline).
3066 * Equivalent to doing dev_stop() but this does not
3067 * inform upper layers of the transistion.
3068 */
3069static void sky2_detach(struct net_device *dev)
3070{
3071 if (netif_running(dev)) {
3072 netif_device_detach(dev); /* stop txq */
3073 sky2_down(dev);
3074 }
3075}
3076
3077/* Bring device back after doing sky2_detach */
3078static int sky2_reattach(struct net_device *dev)
3079{
3080 int err = 0;
3081
3082 if (netif_running(dev)) {
3083 err = sky2_up(dev);
3084 if (err) {
3085 printk(KERN_INFO PFX "%s: could not restart %d\n",
3086 dev->name, err);
3087 dev_close(dev);
3088 } else {
3089 netif_device_attach(dev);
3090 sky2_set_multicast(dev);
3091 }
3092 }
3093
3094 return err;
3095}
3096
81906791
SH		 3097static void sky2_restart(struct work_struct *work)
3098{
3099 struct sky2_hw *hw = container_of(work, struct sky2_hw, restart_work);
af18d8b8 3100 int i;
81906791 3101
81906791 3102 rtnl_lock();
af18d8b8
SH		 3103 for (i = 0; i < hw->ports; i++)
3104 sky2_detach(hw->dev[i]);
81906791 3105
8cfcbe99
SH		 3106 napi_disable(&hw->napi);
3107 sky2_write32(hw, B0_IMSK, 0);
81906791
SH		 3108 sky2_reset(hw);
3109 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 3110 napi_enable(&hw->napi);
81906791 3111
af18d8b8
SH		 3112 for (i = 0; i < hw->ports; i++)
3113 sky2_reattach(hw->dev[i]);
81906791 3114
81906791
SH		 3115 rtnl_unlock();
3116}
3117
e3173832
SH		 3118static inline u8 sky2_wol_supported(const struct sky2_hw *hw)
3119{
3120 return sky2_is_copper(hw) ? (WAKE_PHY | WAKE_MAGIC) : 0;
3121}
3122
3123static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3124{
3125 const struct sky2_port *sky2 = netdev_priv(dev);
3126
3127 wol->supported = sky2_wol_supported(sky2->hw);
3128 wol->wolopts = sky2->wol;
3129}
3130
3131static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3132{
3133 struct sky2_port *sky2 = netdev_priv(dev);
3134 struct sky2_hw *hw = sky2->hw;
cd28ab6a 3135
9d731d77
RW		 3136 if ((wol->wolopts & ~sky2_wol_supported(sky2->hw))
3137 || !device_can_wakeup(&hw->pdev->dev))
e3173832
SH		 3138 return -EOPNOTSUPP;
3139
3140 sky2->wol = wol->wolopts;
3141
05745c4a
SH		 3142 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3143 hw->chip_id == CHIP_ID_YUKON_EX ||
3144 hw->chip_id == CHIP_ID_YUKON_FE_P)
e3173832
SH		 3145 sky2_write32(hw, B0_CTST, sky2->wol
3146 ? Y2_HW_WOL_ON : Y2_HW_WOL_OFF);
3147
9d731d77
RW		 3148 device_set_wakeup_enable(&hw->pdev->dev, sky2->wol);
3149
e3173832
SH		 3150 if (!netif_running(dev))
3151 sky2_wol_init(sky2);
cd28ab6a
SH		 3152 return 0;
3153}
3154
28bd181a 3155static u32 sky2_supported_modes(const struct sky2_hw *hw)
cd28ab6a 3156{
b89165f2
SH		 3157 if (sky2_is_copper(hw)) {
3158 u32 modes = SUPPORTED_10baseT_Half
3159 | SUPPORTED_10baseT_Full
3160 | SUPPORTED_100baseT_Half
3161 | SUPPORTED_100baseT_Full
3162 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a 3163
ea76e635 3164 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a 3165 modes |= SUPPORTED_1000baseT_Half
b89165f2
SH		 3166 | SUPPORTED_1000baseT_Full;
3167 return modes;
cd28ab6a 3168 } else
b89165f2
SH		 3169 return SUPPORTED_1000baseT_Half
3170 | SUPPORTED_1000baseT_Full
3171 | SUPPORTED_Autoneg
3172 | SUPPORTED_FIBRE;
cd28ab6a
SH		 3173}
3174
793b883e 3175static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
cd28ab6a
SH		 3176{
3177 struct sky2_port *sky2 = netdev_priv(dev);
3178 struct sky2_hw *hw = sky2->hw;
3179
3180 ecmd->transceiver = XCVR_INTERNAL;
3181 ecmd->supported = sky2_supported_modes(hw);
3182 ecmd->phy_address = PHY_ADDR_MARV;
b89165f2 3183 if (sky2_is_copper(hw)) {
cd28ab6a 3184 ecmd->port = PORT_TP;
b89165f2
SH		 3185 ecmd->speed = sky2->speed;
3186 } else {
3187 ecmd->speed = SPEED_1000;
cd28ab6a 3188 ecmd->port = PORT_FIBRE;
b89165f2 3189 }
cd28ab6a
SH		 3190
3191 ecmd->advertising = sky2->advertising;
0ea065e5
SH		 3192 ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_SPEED)
3193 ? AUTONEG_ENABLE : AUTONEG_DISABLE;
cd28ab6a
SH		 3194 ecmd->duplex = sky2->duplex;
3195 return 0;
3196}
3197
3198static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
3199{
3200 struct sky2_port *sky2 = netdev_priv(dev);
3201 const struct sky2_hw *hw = sky2->hw;
3202 u32 supported = sky2_supported_modes(hw);
3203
3204 if (ecmd->autoneg == AUTONEG_ENABLE) {
0ea065e5 3205 sky2->flags |= SKY2_FLAG_AUTO_SPEED;
cd28ab6a
SH		 3206 ecmd->advertising = supported;
3207 sky2->duplex = -1;
3208 sky2->speed = -1;
3209 } else {
3210 u32 setting;
3211
793b883e 3212 switch (ecmd->speed) {
cd28ab6a
SH		 3213 case SPEED_1000:
3214 if (ecmd->duplex == DUPLEX_FULL)
3215 setting = SUPPORTED_1000baseT_Full;
3216 else if (ecmd->duplex == DUPLEX_HALF)
3217 setting = SUPPORTED_1000baseT_Half;
3218 else
3219 return -EINVAL;
3220 break;
3221 case SPEED_100:
3222 if (ecmd->duplex == DUPLEX_FULL)
3223 setting = SUPPORTED_100baseT_Full;
3224 else if (ecmd->duplex == DUPLEX_HALF)
3225 setting = SUPPORTED_100baseT_Half;
3226 else
3227 return -EINVAL;
3228 break;
3229
3230 case SPEED_10:
3231 if (ecmd->duplex == DUPLEX_FULL)
3232 setting = SUPPORTED_10baseT_Full;
3233 else if (ecmd->duplex == DUPLEX_HALF)
3234 setting = SUPPORTED_10baseT_Half;
3235 else
3236 return -EINVAL;
3237 break;
3238 default:
3239 return -EINVAL;
3240 }
3241
3242 if ((setting & supported) == 0)
3243 return -EINVAL;
3244
3245 sky2->speed = ecmd->speed;
3246 sky2->duplex = ecmd->duplex;
0ea065e5 3247 sky2->flags &= ~SKY2_FLAG_AUTO_SPEED;
cd28ab6a
SH		 3248 }
3249
cd28ab6a
SH		 3250 sky2->advertising = ecmd->advertising;
3251
d1b139c0 3252 if (netif_running(dev)) {
1b537565 3253 sky2_phy_reinit(sky2);
d1b139c0
SH		 3254 sky2_set_multicast(dev);
3255 }
cd28ab6a
SH		 3256
3257 return 0;
3258}
3259
3260static void sky2_get_drvinfo(struct net_device *dev,
3261 struct ethtool_drvinfo *info)
3262{
3263 struct sky2_port *sky2 = netdev_priv(dev);
3264
3265 strcpy(info->driver, DRV_NAME);
3266 strcpy(info->version, DRV_VERSION);
3267 strcpy(info->fw_version, "N/A");
3268 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
3269}
3270
3271static const struct sky2_stat {
793b883e
SH		 3272 char name[ETH_GSTRING_LEN];
3273 u16 offset;
cd28ab6a
SH		 3274} sky2_stats[] = {
3275 { "tx_bytes", GM_TXO_OK_HI },
3276 { "rx_bytes", GM_RXO_OK_HI },
3277 { "tx_broadcast", GM_TXF_BC_OK },
3278 { "rx_broadcast", GM_RXF_BC_OK },
3279 { "tx_multicast", GM_TXF_MC_OK },
3280 { "rx_multicast", GM_RXF_MC_OK },
3281 { "tx_unicast", GM_TXF_UC_OK },
3282 { "rx_unicast", GM_RXF_UC_OK },
3283 { "tx_mac_pause", GM_TXF_MPAUSE },
3284 { "rx_mac_pause", GM_RXF_MPAUSE },
eadfa7dd 3285 { "collisions", GM_TXF_COL },
cd28ab6a
SH		 3286 { "late_collision",GM_TXF_LAT_COL },
3287 { "aborted", GM_TXF_ABO_COL },
eadfa7dd 3288 { "single_collisions", GM_TXF_SNG_COL },
cd28ab6a 3289 { "multi_collisions", GM_TXF_MUL_COL },
eadfa7dd 3290
d2604540 3291 { "rx_short", GM_RXF_SHT },
cd28ab6a 3292 { "rx_runt", GM_RXE_FRAG },
eadfa7dd
SH		 3293 { "rx_64_byte_packets", GM_RXF_64B },
3294 { "rx_65_to_127_byte_packets", GM_RXF_127B },
3295 { "rx_128_to_255_byte_packets", GM_RXF_255B },
3296 { "rx_256_to_511_byte_packets", GM_RXF_511B },
3297 { "rx_512_to_1023_byte_packets", GM_RXF_1023B },
3298 { "rx_1024_to_1518_byte_packets", GM_RXF_1518B },
3299 { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ },
cd28ab6a 3300 { "rx_too_long", GM_RXF_LNG_ERR },
eadfa7dd
SH		 3301 { "rx_fifo_overflow", GM_RXE_FIFO_OV },
3302 { "rx_jabber", GM_RXF_JAB_PKT },
cd28ab6a 3303 { "rx_fcs_error", GM_RXF_FCS_ERR },
eadfa7dd
SH		 3304
3305 { "tx_64_byte_packets", GM_TXF_64B },
3306 { "tx_65_to_127_byte_packets", GM_TXF_127B },
3307 { "tx_128_to_255_byte_packets", GM_TXF_255B },
3308 { "tx_256_to_511_byte_packets", GM_TXF_511B },
3309 { "tx_512_to_1023_byte_packets", GM_TXF_1023B },
3310 { "tx_1024_to_1518_byte_packets", GM_TXF_1518B },
3311 { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ },
3312 { "tx_fifo_underrun", GM_TXE_FIFO_UR },
cd28ab6a
SH		 3313};
3314
cd28ab6a
SH		 3315static u32 sky2_get_rx_csum(struct net_device *dev)
3316{
3317 struct sky2_port *sky2 = netdev_priv(dev);
3318
0ea065e5 3319 return !!(sky2->flags & SKY2_FLAG_RX_CHECKSUM);
cd28ab6a
SH		 3320}
3321
3322static int sky2_set_rx_csum(struct net_device *dev, u32 data)
3323{
3324 struct sky2_port *sky2 = netdev_priv(dev);
3325
0ea065e5
SH		 3326 if (data)
3327 sky2->flags |= SKY2_FLAG_RX_CHECKSUM;
3328 else
3329 sky2->flags &= ~SKY2_FLAG_RX_CHECKSUM;
793b883e 3330
cd28ab6a
SH		 3331 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
3332 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
3333
3334 return 0;
3335}
3336
3337static u32 sky2_get_msglevel(struct net_device *netdev)
3338{
3339 struct sky2_port *sky2 = netdev_priv(netdev);
3340 return sky2->msg_enable;
3341}
3342
9a7ae0a9
SH		 3343static int sky2_nway_reset(struct net_device *dev)
3344{
3345 struct sky2_port *sky2 = netdev_priv(dev);
9a7ae0a9 3346
0ea065e5 3347 if (!netif_running(dev) || !(sky2->flags & SKY2_FLAG_AUTO_SPEED))
9a7ae0a9
SH		 3348 return -EINVAL;
3349
1b537565 3350 sky2_phy_reinit(sky2);
d1b139c0 3351 sky2_set_multicast(dev);
9a7ae0a9
SH		 3352
3353 return 0;
3354}
3355
793b883e 3356static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
cd28ab6a
SH		 3357{
3358 struct sky2_hw *hw = sky2->hw;
3359 unsigned port = sky2->port;
3360 int i;
3361
3362 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
793b883e 3363 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
cd28ab6a 3364 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
793b883e 3365 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
cd28ab6a 3366
793b883e 3367 for (i = 2; i < count; i++)
cd28ab6a
SH		 3368 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
3369}
3370
cd28ab6a
SH		 3371static void sky2_set_msglevel(struct net_device *netdev, u32 value)
3372{
3373 struct sky2_port *sky2 = netdev_priv(netdev);
3374 sky2->msg_enable = value;
3375}
3376
b9f2c044 3377static int sky2_get_sset_count(struct net_device *dev, int sset)
cd28ab6a 3378{
b9f2c044
JG		 3379 switch (sset) {
3380 case ETH_SS_STATS:
3381 return ARRAY_SIZE(sky2_stats);
3382 default:
3383 return -EOPNOTSUPP;
3384 }
cd28ab6a
SH		 3385}
3386
3387static void sky2_get_ethtool_stats(struct net_device *dev,
793b883e 3388 struct ethtool_stats *stats, u64 * data)
cd28ab6a
SH		 3389{
3390 struct sky2_port *sky2 = netdev_priv(dev);
3391
793b883e 3392 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
cd28ab6a
SH		 3393}
3394
793b883e 3395static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
cd28ab6a
SH		 3396{
3397 int i;
3398
3399 switch (stringset) {
3400 case ETH_SS_STATS:
3401 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
3402 memcpy(data + i * ETH_GSTRING_LEN,
3403 sky2_stats[i].name, ETH_GSTRING_LEN);
3404 break;
3405 }
3406}
3407
cd28ab6a
SH		 3408static int sky2_set_mac_address(struct net_device *dev, void *p)
3409{
3410 struct sky2_port *sky2 = netdev_priv(dev);
a8ab1ec0
SH		 3411 struct sky2_hw *hw = sky2->hw;
3412 unsigned port = sky2->port;
3413 const struct sockaddr *addr = p;
cd28ab6a
SH		 3414
3415 if (!is_valid_ether_addr(addr->sa_data))
3416 return -EADDRNOTAVAIL;
3417
cd28ab6a 3418 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
a8ab1ec0 3419 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
cd28ab6a 3420 dev->dev_addr, ETH_ALEN);
a8ab1ec0 3421 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
cd28ab6a 3422 dev->dev_addr, ETH_ALEN);
1b537565 3423
a8ab1ec0
SH		 3424 /* virtual address for data */
3425 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
3426
3427 /* physical address: used for pause frames */
3428 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
1b537565
SH		 3429
3430 return 0;
cd28ab6a
SH		 3431}
3432
a052b52f
SH		 3433static void inline sky2_add_filter(u8 filter[8], const u8 *addr)
3434{
3435 u32 bit;
3436
3437 bit = ether_crc(ETH_ALEN, addr) & 63;
3438 filter[bit >> 3] |= 1 << (bit & 7);
3439}
3440
cd28ab6a
SH		 3441static void sky2_set_multicast(struct net_device *dev)
3442{
3443 struct sky2_port *sky2 = netdev_priv(dev);
3444 struct sky2_hw *hw = sky2->hw;
3445 unsigned port = sky2->port;
3446 struct dev_mc_list *list = dev->mc_list;
3447 u16 reg;
3448 u8 filter[8];
a052b52f
SH		 3449 int rx_pause;
3450 static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 };
cd28ab6a 3451
a052b52f 3452 rx_pause = (sky2->flow_status == FC_RX || sky2->flow_status == FC_BOTH);
cd28ab6a
SH		 3453 memset(filter, 0, sizeof(filter));
3454
3455 reg = gma_read16(hw, port, GM_RX_CTRL);
3456 reg |= GM_RXCR_UCF_ENA;
3457
d571b694 3458 if (dev->flags & IFF_PROMISC) /* promiscuous */
cd28ab6a 3459 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
a052b52f 3460 else if (dev->flags & IFF_ALLMULTI)
cd28ab6a 3461 memset(filter, 0xff, sizeof(filter));
a052b52f 3462 else if (dev->mc_count == 0 && !rx_pause)
cd28ab6a
SH		 3463 reg &= ~GM_RXCR_MCF_ENA;
3464 else {
3465 int i;
3466 reg |= GM_RXCR_MCF_ENA;
3467
a052b52f
SH		 3468 if (rx_pause)
3469 sky2_add_filter(filter, pause_mc_addr);
3470
3471 for (i = 0; list && i < dev->mc_count; i++, list = list->next)
3472 sky2_add_filter(filter, list->dmi_addr);
cd28ab6a
SH		 3473 }
3474
cd28ab6a 3475 gma_write16(hw, port, GM_MC_ADDR_H1,
793b883e 3476 (u16) filter[0] | ((u16) filter[1] << 8));
cd28ab6a 3477 gma_write16(hw, port, GM_MC_ADDR_H2,
793b883e 3478 (u16) filter[2] | ((u16) filter[3] << 8));
cd28ab6a 3479 gma_write16(hw, port, GM_MC_ADDR_H3,
793b883e 3480 (u16) filter[4] | ((u16) filter[5] << 8));
cd28ab6a 3481 gma_write16(hw, port, GM_MC_ADDR_H4,
793b883e 3482 (u16) filter[6] | ((u16) filter[7] << 8));
cd28ab6a
SH		 3483
3484 gma_write16(hw, port, GM_RX_CTRL, reg);
3485}
3486
3487/* Can have one global because blinking is controlled by
3488 * ethtool and that is always under RTNL mutex
3489 */
a84d0a3d 3490static void sky2_led(struct sky2_port *sky2, enum led_mode mode)
cd28ab6a 3491{
a84d0a3d
SH		 3492 struct sky2_hw *hw = sky2->hw;
3493 unsigned port = sky2->port;
793b883e 3494
a84d0a3d
SH		 3495 spin_lock_bh(&sky2->phy_lock);
3496 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3497 hw->chip_id == CHIP_ID_YUKON_EX ||
3498 hw->chip_id == CHIP_ID_YUKON_SUPR) {
3499 u16 pg;
793b883e
SH		 3500 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3501 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
793b883e 3502
a84d0a3d
SH		 3503 switch (mode) {
3504 case MO_LED_OFF:
3505 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3506 PHY_M_LEDC_LOS_CTRL(8) |
3507 PHY_M_LEDC_INIT_CTRL(8) |
3508 PHY_M_LEDC_STA1_CTRL(8) |
3509 PHY_M_LEDC_STA0_CTRL(8));
3510 break;
3511 case MO_LED_ON:
3512 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3513 PHY_M_LEDC_LOS_CTRL(9) |
3514 PHY_M_LEDC_INIT_CTRL(9) |
3515 PHY_M_LEDC_STA1_CTRL(9) |
3516 PHY_M_LEDC_STA0_CTRL(9));
3517 break;
3518 case MO_LED_BLINK:
3519 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3520 PHY_M_LEDC_LOS_CTRL(0xa) |
3521 PHY_M_LEDC_INIT_CTRL(0xa) |
3522 PHY_M_LEDC_STA1_CTRL(0xa) |
3523 PHY_M_LEDC_STA0_CTRL(0xa));
3524 break;
3525 case MO_LED_NORM:
3526 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3527 PHY_M_LEDC_LOS_CTRL(1) |
3528 PHY_M_LEDC_INIT_CTRL(8) |
3529 PHY_M_LEDC_STA1_CTRL(7) |
3530 PHY_M_LEDC_STA0_CTRL(7));
3531 }
793b883e 3532
a84d0a3d
SH		 3533 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3534 } else
7d2e3cb7 3535 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
a84d0a3d
SH		 3536 PHY_M_LED_MO_DUP(mode) |
3537 PHY_M_LED_MO_10(mode) |
3538 PHY_M_LED_MO_100(mode) |
3539 PHY_M_LED_MO_1000(mode) |
3540 PHY_M_LED_MO_RX(mode) |
3541 PHY_M_LED_MO_TX(mode));
3542
3543 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 3544}
3545
3546/* blink LED's for finding board */
3547static int sky2_phys_id(struct net_device *dev, u32 data)
3548{
3549 struct sky2_port *sky2 = netdev_priv(dev);
a84d0a3d 3550 unsigned int i;
cd28ab6a 3551
a84d0a3d
SH		 3552 if (data == 0)
3553 data = UINT_MAX;
cd28ab6a 3554
a84d0a3d
SH		 3555 for (i = 0; i < data; i++) {
3556 sky2_led(sky2, MO_LED_ON);
3557 if (msleep_interruptible(500))
3558 break;
3559 sky2_led(sky2, MO_LED_OFF);
3560 if (msleep_interruptible(500))
3561 break;
793b883e 3562 }
a84d0a3d 3563 sky2_led(sky2, MO_LED_NORM);
cd28ab6a
SH		 3564
3565 return 0;
3566}
3567
3568static void sky2_get_pauseparam(struct net_device *dev,
3569 struct ethtool_pauseparam *ecmd)
3570{
3571 struct sky2_port *sky2 = netdev_priv(dev);
3572
16ad91e1
SH		 3573 switch (sky2->flow_mode) {
3574 case FC_NONE:
3575 ecmd->tx_pause = ecmd->rx_pause = 0;
3576 break;
3577 case FC_TX:
3578 ecmd->tx_pause = 1, ecmd->rx_pause = 0;
3579 break;
3580 case FC_RX:
3581 ecmd->tx_pause = 0, ecmd->rx_pause = 1;
3582 break;
3583 case FC_BOTH:
3584 ecmd->tx_pause = ecmd->rx_pause = 1;
3585 }
3586
0ea065e5
SH		 3587 ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_PAUSE)
3588 ? AUTONEG_ENABLE : AUTONEG_DISABLE;
cd28ab6a
SH		 3589}
3590
3591static int sky2_set_pauseparam(struct net_device *dev,
3592 struct ethtool_pauseparam *ecmd)
3593{
3594 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a 3595
0ea065e5
SH		 3596 if (ecmd->autoneg == AUTONEG_ENABLE)
3597 sky2->flags |= SKY2_FLAG_AUTO_PAUSE;
3598 else
3599 sky2->flags &= ~SKY2_FLAG_AUTO_PAUSE;
3600
16ad91e1 3601 sky2->flow_mode = sky2_flow(ecmd->rx_pause, ecmd->tx_pause);
cd28ab6a 3602
16ad91e1
SH		 3603 if (netif_running(dev))
3604 sky2_phy_reinit(sky2);
cd28ab6a 3605
2eaba1a2 3606 return 0;
cd28ab6a
SH		 3607}
3608
fb17358f
SH		 3609static int sky2_get_coalesce(struct net_device *dev,
3610 struct ethtool_coalesce *ecmd)
3611{
3612 struct sky2_port *sky2 = netdev_priv(dev);
3613 struct sky2_hw *hw = sky2->hw;
3614
3615 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
3616 ecmd->tx_coalesce_usecs = 0;
3617 else {
3618 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
3619 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
3620 }
3621 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
3622
3623 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
3624 ecmd->rx_coalesce_usecs = 0;
3625 else {
3626 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
3627 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
3628 }
3629 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
3630
3631 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
3632 ecmd->rx_coalesce_usecs_irq = 0;
3633 else {
3634 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
3635 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
3636 }
3637
3638 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
3639
3640 return 0;
3641}
3642
3643/* Note: this affect both ports */
3644static int sky2_set_coalesce(struct net_device *dev,
3645 struct ethtool_coalesce *ecmd)
3646{
3647 struct sky2_port *sky2 = netdev_priv(dev);
3648 struct sky2_hw *hw = sky2->hw;
77b3d6a2 3649 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
fb17358f 3650
77b3d6a2
SH		 3651 if (ecmd->tx_coalesce_usecs > tmax ||
3652 ecmd->rx_coalesce_usecs > tmax ||
3653 ecmd->rx_coalesce_usecs_irq > tmax)
fb17358f
SH		 3654 return -EINVAL;
3655
ee5f68fe 3656 if (ecmd->tx_max_coalesced_frames >= sky2->tx_ring_size-1)
fb17358f 3657 return -EINVAL;
ff81fbbe 3658 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
fb17358f 3659 return -EINVAL;
ff81fbbe 3660 if (ecmd->rx_max_coalesced_frames_irq >RX_MAX_PENDING)
fb17358f
SH		 3661 return -EINVAL;
3662
3663 if (ecmd->tx_coalesce_usecs == 0)
3664 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
3665 else {
3666 sky2_write32(hw, STAT_TX_TIMER_INI,
3667 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
3668 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3669 }
3670 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
3671
3672 if (ecmd->rx_coalesce_usecs == 0)
3673 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
3674 else {
3675 sky2_write32(hw, STAT_LEV_TIMER_INI,
3676 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
3677 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3678 }
3679 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
3680
3681 if (ecmd->rx_coalesce_usecs_irq == 0)
3682 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
3683 else {
d28d4870 3684 sky2_write32(hw, STAT_ISR_TIMER_INI,
fb17358f
SH		 3685 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
3686 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
3687 }
3688 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
3689 return 0;
3690}
3691
793b883e
SH		 3692static void sky2_get_ringparam(struct net_device *dev,
3693 struct ethtool_ringparam *ering)
3694{
3695 struct sky2_port *sky2 = netdev_priv(dev);
3696
3697 ering->rx_max_pending = RX_MAX_PENDING;
3698 ering->rx_mini_max_pending = 0;
3699 ering->rx_jumbo_max_pending = 0;
ee5f68fe 3700 ering->tx_max_pending = TX_MAX_PENDING;
793b883e
SH		 3701
3702 ering->rx_pending = sky2->rx_pending;
3703 ering->rx_mini_pending = 0;
3704 ering->rx_jumbo_pending = 0;
3705 ering->tx_pending = sky2->tx_pending;
3706}
3707
3708static int sky2_set_ringparam(struct net_device *dev,
3709 struct ethtool_ringparam *ering)
3710{
3711 struct sky2_port *sky2 = netdev_priv(dev);
793b883e
SH		 3712
3713 if (ering->rx_pending > RX_MAX_PENDING ||
3714 ering->rx_pending < 8 ||
ee5f68fe
SH		 3715 ering->tx_pending < TX_MIN_PENDING ||
3716 ering->tx_pending > TX_MAX_PENDING)
793b883e
SH		 3717 return -EINVAL;
3718
af18d8b8 3719 sky2_detach(dev);
793b883e
SH		 3720
3721 sky2->rx_pending = ering->rx_pending;
3722 sky2->tx_pending = ering->tx_pending;
ee5f68fe 3723 sky2->tx_ring_size = roundup_pow_of_two(sky2->tx_pending+1);
793b883e 3724
af18d8b8 3725 return sky2_reattach(dev);
793b883e
SH		 3726}
3727
793b883e
SH		 3728static int sky2_get_regs_len(struct net_device *dev)
3729{
6e4cbb34 3730 return 0x4000;
793b883e
SH		 3731}
3732
3733/*
3734 * Returns copy of control register region
3ead5db7 3735 * Note: ethtool_get_regs always provides full size (16k) buffer
793b883e
SH		 3736 */
3737static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
3738 void *p)
3739{
3740 const struct sky2_port *sky2 = netdev_priv(dev);
793b883e 3741 const void __iomem *io = sky2->hw->regs;
295b54c4 3742 unsigned int b;
793b883e
SH		 3743
3744 regs->version = 1;
793b883e 3745
295b54c4
SH		 3746 for (b = 0; b < 128; b++) {
3747 /* This complicated switch statement is to make sure and
3748 * only access regions that are unreserved.
3749 * Some blocks are only valid on dual port cards.
3750 * and block 3 has some special diagnostic registers that
3751 * are poison.
3752 */
3753 switch (b) {
3754 case 3:
3755 /* skip diagnostic ram region */
3756 memcpy_fromio(p + 0x10, io + 0x10, 128 - 0x10);
3757 break;
3ead5db7 3758
295b54c4
SH		 3759 /* dual port cards only */
3760 case 5: /* Tx Arbiter 2 */
3761 case 9: /* RX2 */
3762 case 14 ... 15: /* TX2 */
3763 case 17: case 19: /* Ram Buffer 2 */
3764 case 22 ... 23: /* Tx Ram Buffer 2 */
3765 case 25: /* Rx MAC Fifo 1 */
3766 case 27: /* Tx MAC Fifo 2 */
3767 case 31: /* GPHY 2 */
3768 case 40 ... 47: /* Pattern Ram 2 */
3769 case 52: case 54: /* TCP Segmentation 2 */
3770 case 112 ... 116: /* GMAC 2 */
3771 if (sky2->hw->ports == 1)
3772 goto reserved;
3773 /* fall through */
3774 case 0: /* Control */
3775 case 2: /* Mac address */
3776 case 4: /* Tx Arbiter 1 */
3777 case 7: /* PCI express reg */
3778 case 8: /* RX1 */
3779 case 12 ... 13: /* TX1 */
3780 case 16: case 18:/* Rx Ram Buffer 1 */
3781 case 20 ... 21: /* Tx Ram Buffer 1 */
3782 case 24: /* Rx MAC Fifo 1 */
3783 case 26: /* Tx MAC Fifo 1 */
3784 case 28 ... 29: /* Descriptor and status unit */
3785 case 30: /* GPHY 1*/
3786 case 32 ... 39: /* Pattern Ram 1 */
3787 case 48: case 50: /* TCP Segmentation 1 */
3788 case 56 ... 60: /* PCI space */
3789 case 80 ... 84: /* GMAC 1 */
3790 memcpy_fromio(p, io, 128);
3791 break;
3792 default:
3793reserved:
3794 memset(p, 0, 128);
3795 }
3ead5db7 3796
295b54c4
SH		 3797 p += 128;
3798 io += 128;
3799 }
793b883e 3800}
cd28ab6a 3801
b628ed98
SH		 3802/* In order to do Jumbo packets on these chips, need to turn off the
3803 * transmit store/forward. Therefore checksum offload won't work.
3804 */
3805static int no_tx_offload(struct net_device *dev)
3806{
3807 const struct sky2_port *sky2 = netdev_priv(dev);
3808 const struct sky2_hw *hw = sky2->hw;
3809
69161611 3810 return dev->mtu > ETH_DATA_LEN && hw->chip_id == CHIP_ID_YUKON_EC_U;
b628ed98
SH		 3811}
3812
3813static int sky2_set_tx_csum(struct net_device *dev, u32 data)
3814{
3815 if (data && no_tx_offload(dev))
3816 return -EINVAL;
3817
3818 return ethtool_op_set_tx_csum(dev, data);
3819}
3820
3821
3822static int sky2_set_tso(struct net_device *dev, u32 data)
3823{
3824 if (data && no_tx_offload(dev))
3825 return -EINVAL;
3826
3827 return ethtool_op_set_tso(dev, data);
3828}
3829
f4331a6d
SH		 3830static int sky2_get_eeprom_len(struct net_device *dev)
3831{
3832 struct sky2_port *sky2 = netdev_priv(dev);
b32f40c4 3833 struct sky2_hw *hw = sky2->hw;
f4331a6d
SH		 3834 u16 reg2;
3835
b32f40c4 3836 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
f4331a6d
SH		 3837 return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3838}
3839
1413235c 3840static int sky2_vpd_wait(const struct sky2_hw *hw, int cap, u16 busy)
f4331a6d 3841{
1413235c 3842 unsigned long start = jiffies;
f4331a6d 3843
1413235c
SH		 3844 while ( (sky2_pci_read16(hw, cap + PCI_VPD_ADDR) & PCI_VPD_ADDR_F) == busy) {
3845 /* Can take up to 10.6 ms for write */
3846 if (time_after(jiffies, start + HZ/4)) {
3847 dev_err(&hw->pdev->dev, PFX "VPD cycle timed out");
3848 return -ETIMEDOUT;
3849 }
3850 mdelay(1);
3851 }
167f53d0 3852
1413235c
SH		 3853 return 0;
3854}
167f53d0 3855
1413235c
SH		 3856static int sky2_vpd_read(struct sky2_hw *hw, int cap, void *data,
3857 u16 offset, size_t length)
3858{
3859 int rc = 0;
3860
3861 while (length > 0) {
3862 u32 val;
3863
3864 sky2_pci_write16(hw, cap + PCI_VPD_ADDR, offset);
3865 rc = sky2_vpd_wait(hw, cap, 0);
3866 if (rc)
3867 break;
3868
3869 val = sky2_pci_read32(hw, cap + PCI_VPD_DATA);
3870
3871 memcpy(data, &val, min(sizeof(val), length));
3872 offset += sizeof(u32);
3873 data += sizeof(u32);
3874 length -= sizeof(u32);
3875 }
3876
3877 return rc;
f4331a6d
SH		 3878}
3879
1413235c
SH		 3880static int sky2_vpd_write(struct sky2_hw *hw, int cap, const void *data,
3881 u16 offset, unsigned int length)
f4331a6d 3882{
1413235c
SH		 3883 unsigned int i;
3884 int rc = 0;
3885
3886 for (i = 0; i < length; i += sizeof(u32)) {
3887 u32 val = *(u32 *)(data + i);
3888
3889 sky2_pci_write32(hw, cap + PCI_VPD_DATA, val);
3890 sky2_pci_write32(hw, cap + PCI_VPD_ADDR, offset | PCI_VPD_ADDR_F);
3891
3892 rc = sky2_vpd_wait(hw, cap, PCI_VPD_ADDR_F);
3893 if (rc)
3894 break;
3895 }
3896 return rc;
f4331a6d
SH		 3897}
3898
3899static int sky2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3900 u8 *data)
3901{
3902 struct sky2_port *sky2 = netdev_priv(dev);
3903 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 3904
3905 if (!cap)
3906 return -EINVAL;
3907
3908 eeprom->magic = SKY2_EEPROM_MAGIC;
3909
1413235c 3910 return sky2_vpd_read(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 3911}
3912
3913static int sky2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3914 u8 *data)
3915{
3916 struct sky2_port *sky2 = netdev_priv(dev);
3917 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 3918
3919 if (!cap)
3920 return -EINVAL;
3921
3922 if (eeprom->magic != SKY2_EEPROM_MAGIC)
3923 return -EINVAL;
3924
1413235c
SH		 3925 /* Partial writes not supported */
3926 if ((eeprom->offset & 3) || (eeprom->len & 3))
3927 return -EINVAL;
f4331a6d 3928
1413235c 3929 return sky2_vpd_write(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 3930}
3931
3932
7282d491 3933static const struct ethtool_ops sky2_ethtool_ops = {
f4331a6d
SH		 3934 .get_settings = sky2_get_settings,
3935 .set_settings = sky2_set_settings,
3936 .get_drvinfo = sky2_get_drvinfo,
3937 .get_wol = sky2_get_wol,
3938 .set_wol = sky2_set_wol,
3939 .get_msglevel = sky2_get_msglevel,
3940 .set_msglevel = sky2_set_msglevel,
3941 .nway_reset = sky2_nway_reset,
3942 .get_regs_len = sky2_get_regs_len,
3943 .get_regs = sky2_get_regs,
3944 .get_link = ethtool_op_get_link,
3945 .get_eeprom_len = sky2_get_eeprom_len,
3946 .get_eeprom = sky2_get_eeprom,
3947 .set_eeprom = sky2_set_eeprom,
f4331a6d 3948 .set_sg = ethtool_op_set_sg,
f4331a6d 3949 .set_tx_csum = sky2_set_tx_csum,
f4331a6d
SH		 3950 .set_tso = sky2_set_tso,
3951 .get_rx_csum = sky2_get_rx_csum,
3952 .set_rx_csum = sky2_set_rx_csum,
3953 .get_strings = sky2_get_strings,
3954 .get_coalesce = sky2_get_coalesce,
3955 .set_coalesce = sky2_set_coalesce,
3956 .get_ringparam = sky2_get_ringparam,
3957 .set_ringparam = sky2_set_ringparam,
cd28ab6a
SH		 3958 .get_pauseparam = sky2_get_pauseparam,
3959 .set_pauseparam = sky2_set_pauseparam,
f4331a6d 3960 .phys_id = sky2_phys_id,
b9f2c044 3961 .get_sset_count = sky2_get_sset_count,
cd28ab6a
SH		 3962 .get_ethtool_stats = sky2_get_ethtool_stats,
3963};
3964
3cf26753
SH		 3965#ifdef CONFIG_SKY2_DEBUG
3966
3967static struct dentry *sky2_debug;
3968
e4c2abe2
SH		 3969
3970/*
3971 * Read and parse the first part of Vital Product Data
3972 */
3973#define VPD_SIZE 128
3974#define VPD_MAGIC 0x82
3975
3976static const struct vpd_tag {
3977 char tag[2];
3978 char *label;
3979} vpd_tags[] = {
3980 { "PN", "Part Number" },
3981 { "EC", "Engineering Level" },
3982 { "MN", "Manufacturer" },
3983 { "SN", "Serial Number" },
3984 { "YA", "Asset Tag" },
3985 { "VL", "First Error Log Message" },
3986 { "VF", "Second Error Log Message" },
3987 { "VB", "Boot Agent ROM Configuration" },
3988 { "VE", "EFI UNDI Configuration" },
3989};
3990
3991static void sky2_show_vpd(struct seq_file *seq, struct sky2_hw *hw)
3992{
3993 size_t vpd_size;
3994 loff_t offs;
3995 u8 len;
3996 unsigned char *buf;
3997 u16 reg2;
3998
3999 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
4000 vpd_size = 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
4001
4002 seq_printf(seq, "%s Product Data\n", pci_name(hw->pdev));
4003 buf = kmalloc(vpd_size, GFP_KERNEL);
4004 if (!buf) {
4005 seq_puts(seq, "no memory!\n");
4006 return;
4007 }
4008
4009 if (pci_read_vpd(hw->pdev, 0, vpd_size, buf) < 0) {
4010 seq_puts(seq, "VPD read failed\n");
4011 goto out;
4012 }
4013
4014 if (buf[0] != VPD_MAGIC) {
4015 seq_printf(seq, "VPD tag mismatch: %#x\n", buf[0]);
4016 goto out;
4017 }
4018 len = buf[1];
4019 if (len == 0 || len > vpd_size - 4) {
4020 seq_printf(seq, "Invalid id length: %d\n", len);
4021 goto out;
4022 }
4023
4024 seq_printf(seq, "%.*s\n", len, buf + 3);
4025 offs = len + 3;
4026
4027 while (offs < vpd_size - 4) {
4028 int i;
4029
4030 if (!memcmp("RW", buf + offs, 2)) /* end marker */
4031 break;
4032 len = buf[offs + 2];
4033 if (offs + len + 3 >= vpd_size)
4034 break;
4035
4036 for (i = 0; i < ARRAY_SIZE(vpd_tags); i++) {
4037 if (!memcmp(vpd_tags[i].tag, buf + offs, 2)) {
4038 seq_printf(seq, " %s: %.*s\n",
4039 vpd_tags[i].label, len, buf + offs + 3);
4040 break;
4041 }
4042 }
4043 offs += len + 3;
4044 }
4045out:
4046 kfree(buf);
4047}
4048
3cf26753
SH		 4049static int sky2_debug_show(struct seq_file *seq, void *v)
4050{
4051 struct net_device *dev = seq->private;
4052 const struct sky2_port *sky2 = netdev_priv(dev);
bea3348e 4053 struct sky2_hw *hw = sky2->hw;
3cf26753
SH		 4054 unsigned port = sky2->port;
4055 unsigned idx, last;
4056 int sop;
4057
e4c2abe2 4058 sky2_show_vpd(seq, hw);
3cf26753 4059
e4c2abe2 4060 seq_printf(seq, "\nIRQ src=%x mask=%x control=%x\n",
3cf26753
SH		 4061 sky2_read32(hw, B0_ISRC),
4062 sky2_read32(hw, B0_IMSK),
4063 sky2_read32(hw, B0_Y2_SP_ICR));
4064
e4c2abe2
SH		 4065 if (!netif_running(dev)) {
4066 seq_printf(seq, "network not running\n");
4067 return 0;
4068 }
4069
bea3348e 4070 napi_disable(&hw->napi);
3cf26753
SH		 4071 last = sky2_read16(hw, STAT_PUT_IDX);
4072
4073 if (hw->st_idx == last)
4074 seq_puts(seq, "Status ring (empty)\n");
4075 else {
4076 seq_puts(seq, "Status ring\n");
4077 for (idx = hw->st_idx; idx != last && idx < STATUS_RING_SIZE;
4078 idx = RING_NEXT(idx, STATUS_RING_SIZE)) {
4079 const struct sky2_status_le *le = hw->st_le + idx;
4080 seq_printf(seq, "[%d] %#x %d %#x\n",
4081 idx, le->opcode, le->length, le->status);
4082 }
4083 seq_puts(seq, "\n");
4084 }
4085
4086 seq_printf(seq, "Tx ring pending=%u...%u report=%d done=%d\n",
4087 sky2->tx_cons, sky2->tx_prod,
4088 sky2_read16(hw, port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
4089 sky2_read16(hw, Q_ADDR(txqaddr[port], Q_DONE)));
4090
4091 /* Dump contents of tx ring */
4092 sop = 1;
ee5f68fe
SH		 4093 for (idx = sky2->tx_next; idx != sky2->tx_prod && idx < sky2->tx_ring_size;
4094 idx = RING_NEXT(idx, sky2->tx_ring_size)) {
3cf26753
SH		 4095 const struct sky2_tx_le *le = sky2->tx_le + idx;
4096 u32 a = le32_to_cpu(le->addr);
4097
4098 if (sop)
4099 seq_printf(seq, "%u:", idx);
4100 sop = 0;
4101
4102 switch(le->opcode & ~HW_OWNER) {
4103 case OP_ADDR64:
4104 seq_printf(seq, " %#x:", a);
4105 break;
4106 case OP_LRGLEN:
4107 seq_printf(seq, " mtu=%d", a);
4108 break;
4109 case OP_VLAN:
4110 seq_printf(seq, " vlan=%d", be16_to_cpu(le->length));
4111 break;
4112 case OP_TCPLISW:
4113 seq_printf(seq, " csum=%#x", a);
4114 break;
4115 case OP_LARGESEND:
4116 seq_printf(seq, " tso=%#x(%d)", a, le16_to_cpu(le->length));
4117 break;
4118 case OP_PACKET:
4119 seq_printf(seq, " %#x(%d)", a, le16_to_cpu(le->length));
4120 break;
4121 case OP_BUFFER:
4122 seq_printf(seq, " frag=%#x(%d)", a, le16_to_cpu(le->length));
4123 break;
4124 default:
4125 seq_printf(seq, " op=%#x,%#x(%d)", le->opcode,
4126 a, le16_to_cpu(le->length));
4127 }
4128
4129 if (le->ctrl & EOP) {
4130 seq_putc(seq, '\n');
4131 sop = 1;
4132 }
4133 }
4134
4135 seq_printf(seq, "\nRx ring hw get=%d put=%d last=%d\n",
4136 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_GET_IDX)),
c409c34b 4137 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_PUT_IDX)),
3cf26753
SH		 4138 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_LAST_IDX)));
4139
d1d08d12 4140 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 4141 napi_enable(&hw->napi);
3cf26753
SH		 4142 return 0;
4143}
4144
4145static int sky2_debug_open(struct inode *inode, struct file *file)
4146{
4147 return single_open(file, sky2_debug_show, inode->i_private);
4148}
4149
4150static const struct file_operations sky2_debug_fops = {
4151 .owner = THIS_MODULE,
4152 .open = sky2_debug_open,
4153 .read = seq_read,
4154 .llseek = seq_lseek,
4155 .release = single_release,
4156};
4157
4158/*
4159 * Use network device events to create/remove/rename
4160 * debugfs file entries
4161 */
4162static int sky2_device_event(struct notifier_block *unused,
4163 unsigned long event, void *ptr)
4164{
4165 struct net_device *dev = ptr;
5b296bc9 4166 struct sky2_port *sky2 = netdev_priv(dev);
3cf26753 4167
1436b301 4168 if (dev->netdev_ops->ndo_open != sky2_up || !sky2_debug)
5b296bc9 4169 return NOTIFY_DONE;
3cf26753 4170
5b296bc9
SH		 4171 switch(event) {
4172 case NETDEV_CHANGENAME:
4173 if (sky2->debugfs) {
4174 sky2->debugfs = debugfs_rename(sky2_debug, sky2->debugfs,
4175 sky2_debug, dev->name);
4176 }
4177 break;
3cf26753 4178
5b296bc9
SH		 4179 case NETDEV_GOING_DOWN:
4180 if (sky2->debugfs) {
4181 printk(KERN_DEBUG PFX "%s: remove debugfs\n",
4182 dev->name);
4183 debugfs_remove(sky2->debugfs);
4184 sky2->debugfs = NULL;
3cf26753 4185 }
5b296bc9
SH		 4186 break;
4187
4188 case NETDEV_UP:
4189 sky2->debugfs = debugfs_create_file(dev->name, S_IRUGO,
4190 sky2_debug, dev,
4191 &sky2_debug_fops);
4192 if (IS_ERR(sky2->debugfs))
4193 sky2->debugfs = NULL;
3cf26753
SH		 4194 }
4195
4196 return NOTIFY_DONE;
4197}
4198
4199static struct notifier_block sky2_notifier = {
4200 .notifier_call = sky2_device_event,
4201};
4202
4203
4204static __init void sky2_debug_init(void)
4205{
4206 struct dentry *ent;
4207
4208 ent = debugfs_create_dir("sky2", NULL);
4209 if (!ent || IS_ERR(ent))
4210 return;
4211
4212 sky2_debug = ent;
4213 register_netdevice_notifier(&sky2_notifier);
4214}
4215
4216static __exit void sky2_debug_cleanup(void)
4217{
4218 if (sky2_debug) {
4219 unregister_netdevice_notifier(&sky2_notifier);
4220 debugfs_remove(sky2_debug);
4221 sky2_debug = NULL;
4222 }
4223}
4224
4225#else
4226#define sky2_debug_init()
4227#define sky2_debug_cleanup()
4228#endif
4229
1436b301
SH		 4230/* Two copies of network device operations to handle special case of
4231 not allowing netpoll on second port */
4232static const struct net_device_ops sky2_netdev_ops[2] = {
4233 {
4234 .ndo_open = sky2_up,
4235 .ndo_stop = sky2_down,
00829823 4236 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4237 .ndo_do_ioctl = sky2_ioctl,
4238 .ndo_validate_addr = eth_validate_addr,
4239 .ndo_set_mac_address = sky2_set_mac_address,
4240 .ndo_set_multicast_list = sky2_set_multicast,
4241 .ndo_change_mtu = sky2_change_mtu,
4242 .ndo_tx_timeout = sky2_tx_timeout,
4243#ifdef SKY2_VLAN_TAG_USED
4244 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4245#endif
4246#ifdef CONFIG_NET_POLL_CONTROLLER
4247 .ndo_poll_controller = sky2_netpoll,
4248#endif
4249 },
4250 {
4251 .ndo_open = sky2_up,
4252 .ndo_stop = sky2_down,
00829823 4253 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4254 .ndo_do_ioctl = sky2_ioctl,
4255 .ndo_validate_addr = eth_validate_addr,
4256 .ndo_set_mac_address = sky2_set_mac_address,
4257 .ndo_set_multicast_list = sky2_set_multicast,
4258 .ndo_change_mtu = sky2_change_mtu,
4259 .ndo_tx_timeout = sky2_tx_timeout,
4260#ifdef SKY2_VLAN_TAG_USED
4261 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4262#endif
4263 },
4264};
3cf26753 4265
cd28ab6a
SH		 4266/* Initialize network device */
4267static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
e3173832 4268 unsigned port,
be63a21c 4269 int highmem, int wol)
cd28ab6a
SH		 4270{
4271 struct sky2_port *sky2;
4272 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
4273
4274 if (!dev) {
898eb71c 4275 dev_err(&hw->pdev->dev, "etherdev alloc failed\n");
cd28ab6a
SH		 4276 return NULL;
4277 }
4278
cd28ab6a 4279 SET_NETDEV_DEV(dev, &hw->pdev->dev);
ef743d33 4280 dev->irq = hw->pdev->irq;
cd28ab6a 4281 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
cd28ab6a 4282 dev->watchdog_timeo = TX_WATCHDOG;
1436b301 4283 dev->netdev_ops = &sky2_netdev_ops[port];
cd28ab6a
SH		 4284
4285 sky2 = netdev_priv(dev);
4286 sky2->netdev = dev;
4287 sky2->hw = hw;
4288 sky2->msg_enable = netif_msg_init(debug, default_msg);
4289
cd28ab6a 4290 /* Auto speed and flow control */
0ea065e5
SH		 4291 sky2->flags = SKY2_FLAG_AUTO_SPEED | SKY2_FLAG_AUTO_PAUSE;
4292 if (hw->chip_id != CHIP_ID_YUKON_XL)
4293 sky2->flags |= SKY2_FLAG_RX_CHECKSUM;
4294
16ad91e1
SH		 4295 sky2->flow_mode = FC_BOTH;
4296
cd28ab6a
SH		 4297 sky2->duplex = -1;
4298 sky2->speed = -1;
4299 sky2->advertising = sky2_supported_modes(hw);
be63a21c 4300 sky2->wol = wol;
75d070c5 4301
e07b1aa8 4302 spin_lock_init(&sky2->phy_lock);
ee5f68fe 4303
793b883e 4304 sky2->tx_pending = TX_DEF_PENDING;
ee5f68fe 4305 sky2->tx_ring_size = roundup_pow_of_two(TX_DEF_PENDING+1);
290d4de5 4306 sky2->rx_pending = RX_DEF_PENDING;
cd28ab6a
SH		 4307
4308 hw->dev[port] = dev;
4309
4310 sky2->port = port;
4311
4a50a876 4312 dev->features |= NETIF_F_TSO | NETIF_F_IP_CSUM | NETIF_F_SG;
cd28ab6a
SH		 4313 if (highmem)
4314 dev->features |= NETIF_F_HIGHDMA;
cd28ab6a 4315
d1f13708 4316#ifdef SKY2_VLAN_TAG_USED
d6c9bc1e
SH		 4317 /* The workaround for FE+ status conflicts with VLAN tag detection. */
4318 if (!(sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
4319 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0)) {
4320 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
d6c9bc1e 4321 }
d1f13708 4322#endif
4323
cd28ab6a 4324 /* read the mac address */
793b883e 4325 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
2995bfb7 4326 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
cd28ab6a 4327
cd28ab6a
SH		 4328 return dev;
4329}
4330
28bd181a 4331static void __devinit sky2_show_addr(struct net_device *dev)
cd28ab6a
SH		 4332{
4333 const struct sky2_port *sky2 = netdev_priv(dev);
4334
4335 if (netif_msg_probe(sky2))
e174961c
JB		 4336 printk(KERN_INFO PFX "%s: addr %pM\n",
4337 dev->name, dev->dev_addr);
cd28ab6a
SH		 4338}
4339
fb2690a9 4340/* Handle software interrupt used during MSI test */
7d12e780 4341static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id)
fb2690a9
SH		 4342{
4343 struct sky2_hw *hw = dev_id;
4344 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
4345
4346 if (status == 0)
4347 return IRQ_NONE;
4348
4349 if (status & Y2_IS_IRQ_SW) {
ea76e635 4350 hw->flags |= SKY2_HW_USE_MSI;
fb2690a9
SH		 4351 wake_up(&hw->msi_wait);
4352 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4353 }
4354 sky2_write32(hw, B0_Y2_SP_ICR, 2);
4355
4356 return IRQ_HANDLED;
4357}
4358
4359/* Test interrupt path by forcing a a software IRQ */
4360static int __devinit sky2_test_msi(struct sky2_hw *hw)
4361{
4362 struct pci_dev *pdev = hw->pdev;
4363 int err;
4364
bb507fe1 4365 init_waitqueue_head (&hw->msi_wait);
4366
fb2690a9
SH		 4367 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
4368
b0a20ded 4369 err = request_irq(pdev->irq, sky2_test_intr, 0, DRV_NAME, hw);
fb2690a9 4370 if (err) {
b02a9258 4371 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
fb2690a9
SH		 4372 return err;
4373 }
4374
fb2690a9 4375 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
bb507fe1 4376 sky2_read8(hw, B0_CTST);
fb2690a9 4377
ea76e635 4378 wait_event_timeout(hw->msi_wait, (hw->flags & SKY2_HW_USE_MSI), HZ/10);
fb2690a9 4379
ea76e635 4380 if (!(hw->flags & SKY2_HW_USE_MSI)) {
fb2690a9 4381 /* MSI test failed, go back to INTx mode */
b02a9258
SH		 4382 dev_info(&pdev->dev, "No interrupt generated using MSI, "
4383 "switching to INTx mode.\n");
fb2690a9
SH		 4384
4385 err = -EOPNOTSUPP;
4386 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4387 }
4388
4389 sky2_write32(hw, B0_IMSK, 0);
2bffc23a 4390 sky2_read32(hw, B0_IMSK);
fb2690a9
SH		 4391
4392 free_irq(pdev->irq, hw);
4393
4394 return err;
4395}
4396
c7127a34
SH		 4397/* This driver supports yukon2 chipset only */
4398static const char *sky2_name(u8 chipid, char *buf, int sz)
4399{
4400 const char *name[] = {
4401 "XL", /* 0xb3 */
4402 "EC Ultra", /* 0xb4 */
4403 "Extreme", /* 0xb5 */
4404 "EC", /* 0xb6 */
4405 "FE", /* 0xb7 */
4406 "FE+", /* 0xb8 */
4407 "Supreme", /* 0xb9 */
0ce8b98d 4408 "UL 2", /* 0xba */
c7127a34
SH		 4409 };
4410
0ce8b98d 4411 if (chipid >= CHIP_ID_YUKON_XL && chipid < CHIP_ID_YUKON_UL_2)
c7127a34
SH		 4412 strncpy(buf, name[chipid - CHIP_ID_YUKON_XL], sz);
4413 else
4414 snprintf(buf, sz, "(chip %#x)", chipid);
4415 return buf;
4416}
4417
cd28ab6a
SH		 4418static int __devinit sky2_probe(struct pci_dev *pdev,
4419 const struct pci_device_id *ent)
4420{
7f60c64b 4421 struct net_device *dev;
cd28ab6a 4422 struct sky2_hw *hw;
be63a21c 4423 int err, using_dac = 0, wol_default;
3834507d 4424 u32 reg;
c7127a34 4425 char buf1[16];
cd28ab6a 4426
793b883e
SH		 4427 err = pci_enable_device(pdev);
4428 if (err) {
b02a9258 4429 dev_err(&pdev->dev, "cannot enable PCI device\n");
cd28ab6a
SH		 4430 goto err_out;
4431 }
4432
6cc90a5a
SH		 4433 /* Get configuration information
4434 * Note: only regular PCI config access once to test for HW issues
4435 * other PCI access through shared memory for speed and to
4436 * avoid MMCONFIG problems.
4437 */
4438 err = pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
4439 if (err) {
4440 dev_err(&pdev->dev, "PCI read config failed\n");
4441 goto err_out;
4442 }
4443
4444 if (~reg == 0) {
4445 dev_err(&pdev->dev, "PCI configuration read error\n");
4446 goto err_out;
4447 }
4448
793b883e
SH		 4449 err = pci_request_regions(pdev, DRV_NAME);
4450 if (err) {
b02a9258 4451 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
44a1d2e5 4452 goto err_out_disable;
cd28ab6a
SH		 4453 }
4454
4455 pci_set_master(pdev);
4456
d1f3d4dd 4457 if (sizeof(dma_addr_t) > sizeof(u32) &&
6a35528a 4458 !(err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))) {
d1f3d4dd 4459 using_dac = 1;
6a35528a 4460 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
d1f3d4dd 4461 if (err < 0) {
b02a9258
SH		 4462 dev_err(&pdev->dev, "unable to obtain 64 bit DMA "
4463 "for consistent allocations\n");
d1f3d4dd
SH		 4464 goto err_out_free_regions;
4465 }
d1f3d4dd 4466 } else {
284901a9 4467 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
cd28ab6a 4468 if (err) {
b02a9258 4469 dev_err(&pdev->dev, "no usable DMA configuration\n");
cd28ab6a
SH		 4470 goto err_out_free_regions;
4471 }
4472 }
d1f3d4dd 4473
3834507d
SH		 4474
4475#ifdef __BIG_ENDIAN
4476 /* The sk98lin vendor driver uses hardware byte swapping but
4477 * this driver uses software swapping.
4478 */
4479 reg &= ~PCI_REV_DESC;
4480 err = pci_write_config_dword(pdev,PCI_DEV_REG2, reg);
4481 if (err) {
4482 dev_err(&pdev->dev, "PCI write config failed\n");
4483 goto err_out_free_regions;
4484 }
4485#endif
4486
9d731d77 4487 wol_default = device_may_wakeup(&pdev->dev) ? WAKE_MAGIC : 0;
be63a21c 4488
cd28ab6a 4489 err = -ENOMEM;
66466797
SH		 4490
4491 hw = kzalloc(sizeof(*hw) + strlen(DRV_NAME "@pci:")
4492 + strlen(pci_name(pdev)) + 1, GFP_KERNEL);
cd28ab6a 4493 if (!hw) {
b02a9258 4494 dev_err(&pdev->dev, "cannot allocate hardware struct\n");
cd28ab6a
SH		 4495 goto err_out_free_regions;
4496 }
4497
cd28ab6a 4498 hw->pdev = pdev;
66466797 4499 sprintf(hw->irq_name, DRV_NAME "@pci:%s", pci_name(pdev));
cd28ab6a
SH		 4500
4501 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
4502 if (!hw->regs) {
b02a9258 4503 dev_err(&pdev->dev, "cannot map device registers\n");
cd28ab6a
SH		 4504 goto err_out_free_hw;
4505 }
4506
08c06d8a 4507 /* ring for status responses */
167f53d0 4508 hw->st_le = pci_alloc_consistent(pdev, STATUS_LE_BYTES, &hw->st_dma);
08c06d8a
SH		 4509 if (!hw->st_le)
4510 goto err_out_iounmap;
4511
e3173832 4512 err = sky2_init(hw);
cd28ab6a 4513 if (err)
793b883e 4514 goto err_out_iounmap;
cd28ab6a 4515
c844d483
SH		 4516 dev_info(&pdev->dev, "Yukon-2 %s chip revision %d\n",
4517 sky2_name(hw->chip_id, buf1, sizeof(buf1)), hw->chip_rev);
cd28ab6a 4518
e3173832
SH		 4519 sky2_reset(hw);
4520
be63a21c 4521 dev = sky2_init_netdev(hw, 0, using_dac, wol_default);
7f60c64b 4522 if (!dev) {
4523 err = -ENOMEM;
cd28ab6a 4524 goto err_out_free_pci;
7f60c64b 4525 }
cd28ab6a 4526
9fa1b1f3
SH		 4527 if (!disable_msi && pci_enable_msi(pdev) == 0) {
4528 err = sky2_test_msi(hw);
4529 if (err == -EOPNOTSUPP)
4530 pci_disable_msi(pdev);
4531 else if (err)
4532 goto err_out_free_netdev;
4533 }
4534
793b883e
SH		 4535 err = register_netdev(dev);
4536 if (err) {
b02a9258 4537 dev_err(&pdev->dev, "cannot register net device\n");
cd28ab6a
SH		 4538 goto err_out_free_netdev;
4539 }
4540
6de16237
SH		 4541 netif_napi_add(dev, &hw->napi, sky2_poll, NAPI_WEIGHT);
4542
ea76e635
SH		 4543 err = request_irq(pdev->irq, sky2_intr,
4544 (hw->flags & SKY2_HW_USE_MSI) ? 0 : IRQF_SHARED,
66466797 4545 hw->irq_name, hw);
9fa1b1f3 4546 if (err) {
b02a9258 4547 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
9fa1b1f3
SH		 4548 goto err_out_unregister;
4549 }
4550 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4551 napi_enable(&hw->napi);
9fa1b1f3 4552
cd28ab6a
SH		 4553 sky2_show_addr(dev);
4554
7f60c64b 4555 if (hw->ports > 1) {
4556 struct net_device *dev1;
4557
ca519274 4558 err = -ENOMEM;
be63a21c 4559 dev1 = sky2_init_netdev(hw, 1, using_dac, wol_default);
ca519274
SH		 4560 if (dev1 && (err = register_netdev(dev1)) == 0)
4561 sky2_show_addr(dev1);
4562 else {
b02a9258
SH		 4563 dev_warn(&pdev->dev,
4564 "register of second port failed (%d)\n", err);
cd28ab6a 4565 hw->dev[1] = NULL;
ca519274
SH		 4566 hw->ports = 1;
4567 if (dev1)
4568 free_netdev(dev1);
4569 }
cd28ab6a
SH		 4570 }
4571
32c2c300 4572 setup_timer(&hw->watchdog_timer, sky2_watchdog, (unsigned long) hw);
81906791
SH		 4573 INIT_WORK(&hw->restart_work, sky2_restart);
4574
793b883e
SH		 4575 pci_set_drvdata(pdev, hw);
4576
cd28ab6a
SH		 4577 return 0;
4578
793b883e 4579err_out_unregister:
ea76e635 4580 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4581 pci_disable_msi(pdev);
793b883e 4582 unregister_netdev(dev);
cd28ab6a
SH		 4583err_out_free_netdev:
4584 free_netdev(dev);
cd28ab6a 4585err_out_free_pci:
793b883e 4586 sky2_write8(hw, B0_CTST, CS_RST_SET);
167f53d0 4587 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4588err_out_iounmap:
4589 iounmap(hw->regs);
4590err_out_free_hw:
4591 kfree(hw);
4592err_out_free_regions:
4593 pci_release_regions(pdev);
44a1d2e5 4594err_out_disable:
cd28ab6a 4595 pci_disable_device(pdev);
cd28ab6a 4596err_out:
549a68c3 4597 pci_set_drvdata(pdev, NULL);
cd28ab6a
SH		 4598 return err;
4599}
4600
4601static void __devexit sky2_remove(struct pci_dev *pdev)
4602{
793b883e 4603 struct sky2_hw *hw = pci_get_drvdata(pdev);
6de16237 4604 int i;
cd28ab6a 4605
793b883e 4606 if (!hw)
cd28ab6a
SH		 4607 return;
4608
32c2c300 4609 del_timer_sync(&hw->watchdog_timer);
6de16237 4610 cancel_work_sync(&hw->restart_work);
d27ed387 4611
b877fe28 4612 for (i = hw->ports-1; i >= 0; --i)
6de16237 4613 unregister_netdev(hw->dev[i]);
81906791 4614
d27ed387 4615 sky2_write32(hw, B0_IMSK, 0);
cd28ab6a 4616
ae306cca
SH		 4617 sky2_power_aux(hw);
4618
793b883e 4619 sky2_write8(hw, B0_CTST, CS_RST_SET);
5afa0a9c 4620 sky2_read8(hw, B0_CTST);
cd28ab6a
SH		 4621
4622 free_irq(pdev->irq, hw);
ea76e635 4623 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4624 pci_disable_msi(pdev);
793b883e 4625 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4626 pci_release_regions(pdev);
4627 pci_disable_device(pdev);
793b883e 4628
b877fe28 4629 for (i = hw->ports-1; i >= 0; --i)
6de16237
SH		 4630 free_netdev(hw->dev[i]);
4631
cd28ab6a
SH		 4632 iounmap(hw->regs);
4633 kfree(hw);
5afa0a9c 4634
cd28ab6a
SH		 4635 pci_set_drvdata(pdev, NULL);
4636}
4637
4638#ifdef CONFIG_PM
4639static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
4640{
793b883e 4641 struct sky2_hw *hw = pci_get_drvdata(pdev);
e3173832 4642 int i, wol = 0;
cd28ab6a 4643
549a68c3
SH		 4644 if (!hw)
4645 return 0;
4646
063a0b38
SH		 4647 del_timer_sync(&hw->watchdog_timer);
4648 cancel_work_sync(&hw->restart_work);
4649
19720737 4650 rtnl_lock();
f05267e7 4651 for (i = 0; i < hw->ports; i++) {
cd28ab6a 4652 struct net_device *dev = hw->dev[i];
e3173832 4653 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a 4654
af18d8b8 4655 sky2_detach(dev);
e3173832
SH		 4656
4657 if (sky2->wol)
4658 sky2_wol_init(sky2);
4659
4660 wol |= sky2->wol;
cd28ab6a
SH		 4661 }
4662
8ab8fca2 4663 sky2_write32(hw, B0_IMSK, 0);
6de16237 4664 napi_disable(&hw->napi);
ae306cca 4665 sky2_power_aux(hw);
19720737 4666 rtnl_unlock();
e3173832 4667
d374c1c1 4668 pci_save_state(pdev);
e3173832 4669 pci_enable_wake(pdev, pci_choose_state(pdev, state), wol);
f71eb1a2 4670 pci_set_power_state(pdev, pci_choose_state(pdev, state));
ae306cca 4671
2ccc99b7 4672 return 0;
cd28ab6a
SH		 4673}
4674
4675static int sky2_resume(struct pci_dev *pdev)
4676{
793b883e 4677 struct sky2_hw *hw = pci_get_drvdata(pdev);
08c06d8a 4678 int i, err;
cd28ab6a 4679
549a68c3
SH		 4680 if (!hw)
4681 return 0;
4682
f71eb1a2
SH		 4683 err = pci_set_power_state(pdev, PCI_D0);
4684 if (err)
4685 goto out;
ae306cca
SH		 4686
4687 err = pci_restore_state(pdev);
4688 if (err)
4689 goto out;
4690
cd28ab6a 4691 pci_enable_wake(pdev, PCI_D0, 0);
1ad5b4a5
SH		 4692
4693 /* Re-enable all clocks */
05745c4a
SH		 4694 if (hw->chip_id == CHIP_ID_YUKON_EX ||
4695 hw->chip_id == CHIP_ID_YUKON_EC_U ||
4696 hw->chip_id == CHIP_ID_YUKON_FE_P)
b32f40c4 4697 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
1ad5b4a5 4698
e3173832 4699 sky2_reset(hw);
8ab8fca2 4700 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4701 napi_enable(&hw->napi);
8ab8fca2 4702
af18d8b8 4703 rtnl_lock();
f05267e7 4704 for (i = 0; i < hw->ports; i++) {
af18d8b8
SH		 4705 err = sky2_reattach(hw->dev[i]);
4706 if (err)
4707 goto out;
cd28ab6a 4708 }
af18d8b8 4709 rtnl_unlock();
eb35cf60 4710
ae306cca 4711 return 0;
08c06d8a 4712out:
af18d8b8
SH		 4713 rtnl_unlock();
4714
b02a9258 4715 dev_err(&pdev->dev, "resume failed (%d)\n", err);
ae306cca 4716 pci_disable_device(pdev);
08c06d8a 4717 return err;
cd28ab6a
SH		 4718}
4719#endif
4720
e3173832
SH		 4721static void sky2_shutdown(struct pci_dev *pdev)
4722{
4723 struct sky2_hw *hw = pci_get_drvdata(pdev);
4724 int i, wol = 0;
4725
549a68c3
SH		 4726 if (!hw)
4727 return;
4728
19720737 4729 rtnl_lock();
5c0d6b34 4730 del_timer_sync(&hw->watchdog_timer);
e3173832
SH		 4731
4732 for (i = 0; i < hw->ports; i++) {
4733 struct net_device *dev = hw->dev[i];
4734 struct sky2_port *sky2 = netdev_priv(dev);
4735
4736 if (sky2->wol) {
4737 wol = 1;
4738 sky2_wol_init(sky2);
4739 }
4740 }
4741
4742 if (wol)
4743 sky2_power_aux(hw);
19720737 4744 rtnl_unlock();
e3173832
SH		 4745
4746 pci_enable_wake(pdev, PCI_D3hot, wol);
4747 pci_enable_wake(pdev, PCI_D3cold, wol);
4748
4749 pci_disable_device(pdev);
f71eb1a2 4750 pci_set_power_state(pdev, PCI_D3hot);
e3173832
SH		 4751}
4752
cd28ab6a 4753static struct pci_driver sky2_driver = {
793b883e
SH		 4754 .name = DRV_NAME,
4755 .id_table = sky2_id_table,
4756 .probe = sky2_probe,
4757 .remove = __devexit_p(sky2_remove),
cd28ab6a 4758#ifdef CONFIG_PM
793b883e
SH		 4759 .suspend = sky2_suspend,
4760 .resume = sky2_resume,
cd28ab6a 4761#endif
e3173832 4762 .shutdown = sky2_shutdown,
cd28ab6a
SH		 4763};
4764
4765static int __init sky2_init_module(void)
4766{
c844d483
SH		 4767 pr_info(PFX "driver version " DRV_VERSION "\n");
4768
3cf26753 4769 sky2_debug_init();
50241c4c 4770 return pci_register_driver(&sky2_driver);
cd28ab6a
SH		 4771}
4772
4773static void __exit sky2_cleanup_module(void)
4774{
4775 pci_unregister_driver(&sky2_driver);
3cf26753 4776 sky2_debug_cleanup();
cd28ab6a
SH		 4777}
4778
4779module_init(sky2_init_module);
4780module_exit(sky2_cleanup_module);
4781
4782MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
65ebe634 4783MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>");
cd28ab6a 4784MODULE_LICENSE("GPL");
5f4f9dc1 4785MODULE_VERSION(DRV_VERSION);
Linux 6.x block layer and io_uring tree(s)