Commit | Line | Data |
---|---|---|
8ceee660 | 1 | /**************************************************************************** |
177dfcd8 BH |
2 | * Driver for Solarflare Solarstorm network controllers and boards |
3 | * Copyright 2007-2008 Solarflare Communications Inc. | |
8ceee660 BH |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of the GNU General Public License version 2 as published | |
7 | * by the Free Software Foundation, incorporated herein by reference. | |
8 | */ | |
9 | ||
10 | #include <linux/delay.h> | |
da3bc071 | 11 | #include <linux/rtnetlink.h> |
8ceee660 BH |
12 | #include <linux/seq_file.h> |
13 | #include "efx.h" | |
8ceee660 BH |
14 | #include "mdio_10g.h" |
15 | #include "falcon.h" | |
16 | #include "phy.h" | |
3e6c4538 | 17 | #include "regs.h" |
e6fa2eb7 BH |
18 | #include "workarounds.h" |
19 | #include "selftest.h" | |
8ceee660 | 20 | |
e6fa2eb7 BH |
21 | /* We expect these MMDs to be in the package. SFT9001 also has a |
22 | * clause 22 extension MMD, but since it doesn't have all the generic | |
23 | * MMD registers it is pointless to include it here. | |
24 | */ | |
68e7f45e BH |
25 | #define TENXPRESS_REQUIRED_DEVS (MDIO_DEVS_PMAPMD | \ |
26 | MDIO_DEVS_PCS | \ | |
27 | MDIO_DEVS_PHYXS | \ | |
28 | MDIO_DEVS_AN) | |
8ceee660 | 29 | |
e6fa2eb7 BH |
30 | #define SFX7101_LOOPBACKS ((1 << LOOPBACK_PHYXS) | \ |
31 | (1 << LOOPBACK_PCS) | \ | |
32 | (1 << LOOPBACK_PMAPMD) | \ | |
33 | (1 << LOOPBACK_NETWORK)) | |
34 | ||
35 | #define SFT9001_LOOPBACKS ((1 << LOOPBACK_GPHY) | \ | |
36 | (1 << LOOPBACK_PHYXS) | \ | |
37 | (1 << LOOPBACK_PCS) | \ | |
38 | (1 << LOOPBACK_PMAPMD) | \ | |
39 | (1 << LOOPBACK_NETWORK)) | |
3273c2e8 | 40 | |
8ceee660 BH |
41 | /* We complain if we fail to see the link partner as 10G capable this many |
42 | * times in a row (must be > 1 as sampling the autoneg. registers is racy) | |
43 | */ | |
44 | #define MAX_BAD_LP_TRIES (5) | |
45 | ||
46 | /* Extended control register */ | |
e6fa2eb7 BH |
47 | #define PMA_PMD_XCONTROL_REG 49152 |
48 | #define PMA_PMD_EXT_GMII_EN_LBN 1 | |
49 | #define PMA_PMD_EXT_GMII_EN_WIDTH 1 | |
50 | #define PMA_PMD_EXT_CLK_OUT_LBN 2 | |
51 | #define PMA_PMD_EXT_CLK_OUT_WIDTH 1 | |
52 | #define PMA_PMD_LNPGA_POWERDOWN_LBN 8 /* SFX7101 only */ | |
53 | #define PMA_PMD_LNPGA_POWERDOWN_WIDTH 1 | |
54 | #define PMA_PMD_EXT_CLK312_LBN 8 /* SFT9001 only */ | |
55 | #define PMA_PMD_EXT_CLK312_WIDTH 1 | |
56 | #define PMA_PMD_EXT_LPOWER_LBN 12 | |
57 | #define PMA_PMD_EXT_LPOWER_WIDTH 1 | |
869b5b38 SH |
58 | #define PMA_PMD_EXT_ROBUST_LBN 14 |
59 | #define PMA_PMD_EXT_ROBUST_WIDTH 1 | |
e6fa2eb7 BH |
60 | #define PMA_PMD_EXT_SSR_LBN 15 |
61 | #define PMA_PMD_EXT_SSR_WIDTH 1 | |
8ceee660 BH |
62 | |
63 | /* extended status register */ | |
e6fa2eb7 | 64 | #define PMA_PMD_XSTATUS_REG 49153 |
e762cd70 | 65 | #define PMA_PMD_XSTAT_MDIX_LBN 14 |
8ceee660 BH |
66 | #define PMA_PMD_XSTAT_FLP_LBN (12) |
67 | ||
68 | /* LED control register */ | |
e6fa2eb7 | 69 | #define PMA_PMD_LED_CTRL_REG 49159 |
8ceee660 BH |
70 | #define PMA_PMA_LED_ACTIVITY_LBN (3) |
71 | ||
72 | /* LED function override register */ | |
e6fa2eb7 | 73 | #define PMA_PMD_LED_OVERR_REG 49161 |
8ceee660 BH |
74 | /* Bit positions for different LEDs (there are more but not wired on SFE4001)*/ |
75 | #define PMA_PMD_LED_LINK_LBN (0) | |
76 | #define PMA_PMD_LED_SPEED_LBN (2) | |
77 | #define PMA_PMD_LED_TX_LBN (4) | |
78 | #define PMA_PMD_LED_RX_LBN (6) | |
79 | /* Override settings */ | |
80 | #define PMA_PMD_LED_AUTO (0) /* H/W control */ | |
81 | #define PMA_PMD_LED_ON (1) | |
82 | #define PMA_PMD_LED_OFF (2) | |
83 | #define PMA_PMD_LED_FLASH (3) | |
04cc8cac | 84 | #define PMA_PMD_LED_MASK 3 |
8ceee660 BH |
85 | /* All LEDs under hardware control */ |
86 | #define PMA_PMD_LED_FULL_AUTO (0) | |
87 | /* Green and Amber under hardware control, Red off */ | |
88 | #define PMA_PMD_LED_DEFAULT (PMA_PMD_LED_OFF << PMA_PMD_LED_RX_LBN) | |
89 | ||
e6fa2eb7 BH |
90 | #define PMA_PMD_SPEED_ENABLE_REG 49192 |
91 | #define PMA_PMD_100TX_ADV_LBN 1 | |
92 | #define PMA_PMD_100TX_ADV_WIDTH 1 | |
93 | #define PMA_PMD_1000T_ADV_LBN 2 | |
94 | #define PMA_PMD_1000T_ADV_WIDTH 1 | |
95 | #define PMA_PMD_10000T_ADV_LBN 3 | |
96 | #define PMA_PMD_10000T_ADV_WIDTH 1 | |
97 | #define PMA_PMD_SPEED_LBN 4 | |
98 | #define PMA_PMD_SPEED_WIDTH 4 | |
99 | ||
307505e9 BH |
100 | /* Cable diagnostics - SFT9001 only */ |
101 | #define PMA_PMD_CDIAG_CTRL_REG 49213 | |
102 | #define CDIAG_CTRL_IMMED_LBN 15 | |
103 | #define CDIAG_CTRL_BRK_LINK_LBN 12 | |
104 | #define CDIAG_CTRL_IN_PROG_LBN 11 | |
105 | #define CDIAG_CTRL_LEN_UNIT_LBN 10 | |
106 | #define CDIAG_CTRL_LEN_METRES 1 | |
107 | #define PMA_PMD_CDIAG_RES_REG 49174 | |
108 | #define CDIAG_RES_A_LBN 12 | |
109 | #define CDIAG_RES_B_LBN 8 | |
110 | #define CDIAG_RES_C_LBN 4 | |
111 | #define CDIAG_RES_D_LBN 0 | |
112 | #define CDIAG_RES_WIDTH 4 | |
113 | #define CDIAG_RES_OPEN 2 | |
114 | #define CDIAG_RES_OK 1 | |
115 | #define CDIAG_RES_INVALID 0 | |
116 | /* Set of 4 registers for pairs A-D */ | |
117 | #define PMA_PMD_CDIAG_LEN_REG 49175 | |
118 | ||
e6fa2eb7 BH |
119 | /* Serdes control registers - SFT9001 only */ |
120 | #define PMA_PMD_CSERDES_CTRL_REG 64258 | |
121 | /* Set the 156.25 MHz output to 312.5 MHz to drive Falcon's XMAC */ | |
122 | #define PMA_PMD_CSERDES_DEFAULT 0x000f | |
123 | ||
124 | /* Misc register defines - SFX7101 only */ | |
125 | #define PCS_CLOCK_CTRL_REG 55297 | |
8ceee660 BH |
126 | #define PLL312_RST_N_LBN 2 |
127 | ||
e6fa2eb7 | 128 | #define PCS_SOFT_RST2_REG 55302 |
8ceee660 BH |
129 | #define SERDES_RST_N_LBN 13 |
130 | #define XGXS_RST_N_LBN 12 | |
131 | ||
e6fa2eb7 | 132 | #define PCS_TEST_SELECT_REG 55303 /* PRM 10.5.8 */ |
8ceee660 BH |
133 | #define CLK312_EN_LBN 3 |
134 | ||
3273c2e8 | 135 | /* PHYXS registers */ |
e6fa2eb7 BH |
136 | #define PHYXS_XCONTROL_REG 49152 |
137 | #define PHYXS_RESET_LBN 15 | |
138 | #define PHYXS_RESET_WIDTH 1 | |
139 | ||
3273c2e8 BH |
140 | #define PHYXS_TEST1 (49162) |
141 | #define LOOPBACK_NEAR_LBN (8) | |
142 | #define LOOPBACK_NEAR_WIDTH (1) | |
143 | ||
8ceee660 | 144 | /* Boot status register */ |
190dbcfd BH |
145 | #define PCS_BOOT_STATUS_REG 53248 |
146 | #define PCS_BOOT_FATAL_ERROR_LBN 0 | |
147 | #define PCS_BOOT_PROGRESS_LBN 1 | |
148 | #define PCS_BOOT_PROGRESS_WIDTH 2 | |
149 | #define PCS_BOOT_PROGRESS_INIT 0 | |
150 | #define PCS_BOOT_PROGRESS_WAIT_MDIO 1 | |
151 | #define PCS_BOOT_PROGRESS_CHECKSUM 2 | |
152 | #define PCS_BOOT_PROGRESS_JUMP 3 | |
153 | #define PCS_BOOT_DOWNLOAD_WAIT_LBN 3 | |
154 | #define PCS_BOOT_CODE_STARTED_LBN 4 | |
8ceee660 | 155 | |
e6fa2eb7 BH |
156 | /* 100M/1G PHY registers */ |
157 | #define GPHY_XCONTROL_REG 49152 | |
158 | #define GPHY_ISOLATE_LBN 10 | |
159 | #define GPHY_ISOLATE_WIDTH 1 | |
160 | #define GPHY_DUPLEX_LBN 8 | |
161 | #define GPHY_DUPLEX_WIDTH 1 | |
162 | #define GPHY_LOOPBACK_NEAR_LBN 14 | |
163 | #define GPHY_LOOPBACK_NEAR_WIDTH 1 | |
164 | ||
165 | #define C22EXT_STATUS_REG 49153 | |
166 | #define C22EXT_STATUS_LINK_LBN 2 | |
167 | #define C22EXT_STATUS_LINK_WIDTH 1 | |
168 | ||
af4ad9bc BH |
169 | #define C22EXT_MSTSLV_CTRL 49161 |
170 | #define C22EXT_MSTSLV_CTRL_ADV_1000_HD_LBN 8 | |
171 | #define C22EXT_MSTSLV_CTRL_ADV_1000_FD_LBN 9 | |
172 | ||
173 | #define C22EXT_MSTSLV_STATUS 49162 | |
174 | #define C22EXT_MSTSLV_STATUS_LP_1000_HD_LBN 10 | |
175 | #define C22EXT_MSTSLV_STATUS_LP_1000_FD_LBN 11 | |
e6fa2eb7 | 176 | |
8ceee660 BH |
177 | /* Time to wait between powering down the LNPGA and turning off the power |
178 | * rails */ | |
179 | #define LNPGA_PDOWN_WAIT (HZ / 5) | |
180 | ||
8ceee660 | 181 | struct tenxpress_phy_data { |
3273c2e8 | 182 | enum efx_loopback_mode loopback_mode; |
f8b87c17 | 183 | enum efx_phy_mode phy_mode; |
8ceee660 BH |
184 | int bad_lp_tries; |
185 | }; | |
186 | ||
e6fa2eb7 BH |
187 | static ssize_t show_phy_short_reach(struct device *dev, |
188 | struct device_attribute *attr, char *buf) | |
189 | { | |
190 | struct efx_nic *efx = pci_get_drvdata(to_pci_dev(dev)); | |
191 | int reg; | |
192 | ||
68e7f45e BH |
193 | reg = efx_mdio_read(efx, MDIO_MMD_PMAPMD, MDIO_PMA_10GBT_TXPWR); |
194 | return sprintf(buf, "%d\n", !!(reg & MDIO_PMA_10GBT_TXPWR_SHORT)); | |
e6fa2eb7 BH |
195 | } |
196 | ||
197 | static ssize_t set_phy_short_reach(struct device *dev, | |
198 | struct device_attribute *attr, | |
199 | const char *buf, size_t count) | |
200 | { | |
201 | struct efx_nic *efx = pci_get_drvdata(to_pci_dev(dev)); | |
202 | ||
203 | rtnl_lock(); | |
68e7f45e BH |
204 | efx_mdio_set_flag(efx, MDIO_MMD_PMAPMD, MDIO_PMA_10GBT_TXPWR, |
205 | MDIO_PMA_10GBT_TXPWR_SHORT, | |
206 | count != 0 && *buf != '0'); | |
e6fa2eb7 BH |
207 | efx_reconfigure_port(efx); |
208 | rtnl_unlock(); | |
209 | ||
210 | return count; | |
211 | } | |
212 | ||
213 | static DEVICE_ATTR(phy_short_reach, 0644, show_phy_short_reach, | |
214 | set_phy_short_reach); | |
215 | ||
190dbcfd | 216 | int sft9001_wait_boot(struct efx_nic *efx) |
8ceee660 | 217 | { |
190dbcfd | 218 | unsigned long timeout = jiffies + HZ + 1; |
8ceee660 BH |
219 | int boot_stat; |
220 | ||
190dbcfd | 221 | for (;;) { |
68e7f45e BH |
222 | boot_stat = efx_mdio_read(efx, MDIO_MMD_PCS, |
223 | PCS_BOOT_STATUS_REG); | |
190dbcfd BH |
224 | if (boot_stat >= 0) { |
225 | EFX_LOG(efx, "PHY boot status = %#x\n", boot_stat); | |
226 | switch (boot_stat & | |
227 | ((1 << PCS_BOOT_FATAL_ERROR_LBN) | | |
228 | (3 << PCS_BOOT_PROGRESS_LBN) | | |
229 | (1 << PCS_BOOT_DOWNLOAD_WAIT_LBN) | | |
230 | (1 << PCS_BOOT_CODE_STARTED_LBN))) { | |
231 | case ((1 << PCS_BOOT_FATAL_ERROR_LBN) | | |
232 | (PCS_BOOT_PROGRESS_CHECKSUM << | |
233 | PCS_BOOT_PROGRESS_LBN)): | |
234 | case ((1 << PCS_BOOT_FATAL_ERROR_LBN) | | |
235 | (PCS_BOOT_PROGRESS_INIT << | |
236 | PCS_BOOT_PROGRESS_LBN) | | |
237 | (1 << PCS_BOOT_DOWNLOAD_WAIT_LBN)): | |
238 | return -EINVAL; | |
239 | case ((PCS_BOOT_PROGRESS_WAIT_MDIO << | |
240 | PCS_BOOT_PROGRESS_LBN) | | |
241 | (1 << PCS_BOOT_DOWNLOAD_WAIT_LBN)): | |
242 | return (efx->phy_mode & PHY_MODE_SPECIAL) ? | |
243 | 0 : -EIO; | |
244 | case ((PCS_BOOT_PROGRESS_JUMP << | |
245 | PCS_BOOT_PROGRESS_LBN) | | |
246 | (1 << PCS_BOOT_CODE_STARTED_LBN)): | |
247 | case ((PCS_BOOT_PROGRESS_JUMP << | |
248 | PCS_BOOT_PROGRESS_LBN) | | |
249 | (1 << PCS_BOOT_DOWNLOAD_WAIT_LBN) | | |
250 | (1 << PCS_BOOT_CODE_STARTED_LBN)): | |
251 | return (efx->phy_mode & PHY_MODE_SPECIAL) ? | |
252 | -EIO : 0; | |
253 | default: | |
254 | if (boot_stat & (1 << PCS_BOOT_FATAL_ERROR_LBN)) | |
255 | return -EIO; | |
256 | break; | |
257 | } | |
258 | } | |
259 | ||
260 | if (time_after_eq(jiffies, timeout)) | |
261 | return -ETIMEDOUT; | |
262 | ||
263 | msleep(50); | |
8ceee660 | 264 | } |
8ceee660 BH |
265 | } |
266 | ||
8ceee660 BH |
267 | static int tenxpress_init(struct efx_nic *efx) |
268 | { | |
e6fa2eb7 | 269 | int reg; |
8ceee660 | 270 | |
e6fa2eb7 BH |
271 | if (efx->phy_type == PHY_TYPE_SFX7101) { |
272 | /* Enable 312.5 MHz clock */ | |
68e7f45e BH |
273 | efx_mdio_write(efx, MDIO_MMD_PCS, PCS_TEST_SELECT_REG, |
274 | 1 << CLK312_EN_LBN); | |
e6fa2eb7 BH |
275 | } else { |
276 | /* Enable 312.5 MHz clock and GMII */ | |
68e7f45e | 277 | reg = efx_mdio_read(efx, MDIO_MMD_PMAPMD, PMA_PMD_XCONTROL_REG); |
e6fa2eb7 BH |
278 | reg |= ((1 << PMA_PMD_EXT_GMII_EN_LBN) | |
279 | (1 << PMA_PMD_EXT_CLK_OUT_LBN) | | |
869b5b38 SH |
280 | (1 << PMA_PMD_EXT_CLK312_LBN) | |
281 | (1 << PMA_PMD_EXT_ROBUST_LBN)); | |
282 | ||
68e7f45e BH |
283 | efx_mdio_write(efx, MDIO_MMD_PMAPMD, PMA_PMD_XCONTROL_REG, reg); |
284 | efx_mdio_set_flag(efx, MDIO_MMD_C22EXT, | |
285 | GPHY_XCONTROL_REG, 1 << GPHY_ISOLATE_LBN, | |
286 | false); | |
e6fa2eb7 | 287 | } |
8ceee660 | 288 | |
8ceee660 | 289 | /* Set the LEDs up as: Green = Link, Amber = Link/Act, Red = Off */ |
e6fa2eb7 | 290 | if (efx->phy_type == PHY_TYPE_SFX7101) { |
68e7f45e BH |
291 | efx_mdio_set_flag(efx, MDIO_MMD_PMAPMD, PMA_PMD_LED_CTRL_REG, |
292 | 1 << PMA_PMA_LED_ACTIVITY_LBN, true); | |
293 | efx_mdio_write(efx, MDIO_MMD_PMAPMD, PMA_PMD_LED_OVERR_REG, | |
294 | PMA_PMD_LED_DEFAULT); | |
e6fa2eb7 | 295 | } |
8ceee660 | 296 | |
190dbcfd | 297 | return 0; |
8ceee660 BH |
298 | } |
299 | ||
300 | static int tenxpress_phy_init(struct efx_nic *efx) | |
301 | { | |
302 | struct tenxpress_phy_data *phy_data; | |
c634263d | 303 | u16 old_adv, adv; |
8ceee660 BH |
304 | int rc = 0; |
305 | ||
306 | phy_data = kzalloc(sizeof(*phy_data), GFP_KERNEL); | |
9b7bfc4c BH |
307 | if (!phy_data) |
308 | return -ENOMEM; | |
8ceee660 | 309 | efx->phy_data = phy_data; |
f8b87c17 | 310 | phy_data->phy_mode = efx->phy_mode; |
8ceee660 | 311 | |
e6fa2eb7 BH |
312 | if (!(efx->phy_mode & PHY_MODE_SPECIAL)) { |
313 | if (efx->phy_type == PHY_TYPE_SFT9001A) { | |
314 | int reg; | |
68e7f45e BH |
315 | reg = efx_mdio_read(efx, MDIO_MMD_PMAPMD, |
316 | PMA_PMD_XCONTROL_REG); | |
e6fa2eb7 | 317 | reg |= (1 << PMA_PMD_EXT_SSR_LBN); |
68e7f45e BH |
318 | efx_mdio_write(efx, MDIO_MMD_PMAPMD, |
319 | PMA_PMD_XCONTROL_REG, reg); | |
e6fa2eb7 BH |
320 | mdelay(200); |
321 | } | |
8ceee660 | 322 | |
68e7f45e | 323 | rc = efx_mdio_wait_reset_mmds(efx, TENXPRESS_REQUIRED_DEVS); |
e6fa2eb7 BH |
324 | if (rc < 0) |
325 | goto fail; | |
326 | ||
68e7f45e | 327 | rc = efx_mdio_check_mmds(efx, TENXPRESS_REQUIRED_DEVS, 0); |
e6fa2eb7 BH |
328 | if (rc < 0) |
329 | goto fail; | |
330 | } | |
8ceee660 BH |
331 | |
332 | rc = tenxpress_init(efx); | |
333 | if (rc < 0) | |
334 | goto fail; | |
335 | ||
c634263d BH |
336 | /* Set pause advertising */ |
337 | old_adv = efx_mdio_read(efx, MDIO_MMD_AN, MDIO_AN_ADVERTISE); | |
338 | adv = ((old_adv & ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) | | |
339 | mii_advertise_flowctrl(efx->wanted_fc)); | |
340 | if (adv != old_adv) { | |
341 | efx_mdio_write(efx, MDIO_MMD_AN, MDIO_AN_ADVERTISE, adv); | |
342 | mdio45_nway_restart(&efx->mdio); | |
343 | } | |
344 | ||
e6fa2eb7 BH |
345 | if (efx->phy_type == PHY_TYPE_SFT9001B) { |
346 | rc = device_create_file(&efx->pci_dev->dev, | |
347 | &dev_attr_phy_short_reach); | |
348 | if (rc) | |
349 | goto fail; | |
350 | } | |
351 | ||
8ceee660 BH |
352 | schedule_timeout_uninterruptible(HZ / 5); /* 200ms */ |
353 | ||
e6fa2eb7 | 354 | /* Let XGXS and SerDes out of reset */ |
8ceee660 BH |
355 | falcon_reset_xaui(efx); |
356 | ||
357 | return 0; | |
358 | ||
359 | fail: | |
360 | kfree(efx->phy_data); | |
361 | efx->phy_data = NULL; | |
362 | return rc; | |
363 | } | |
364 | ||
e6fa2eb7 BH |
365 | /* Perform a "special software reset" on the PHY. The caller is |
366 | * responsible for saving and restoring the PHY hardware registers | |
367 | * properly, and masking/unmasking LASI */ | |
3273c2e8 BH |
368 | static int tenxpress_special_reset(struct efx_nic *efx) |
369 | { | |
370 | int rc, reg; | |
371 | ||
c8fcc49c BH |
372 | /* The XGMAC clock is driven from the SFC7101/SFT9001 312MHz clock, so |
373 | * a special software reset can glitch the XGMAC sufficiently for stats | |
1974cc20 BH |
374 | * requests to fail. */ |
375 | efx_stats_disable(efx); | |
3273c2e8 BH |
376 | |
377 | /* Initiate reset */ | |
68e7f45e | 378 | reg = efx_mdio_read(efx, MDIO_MMD_PMAPMD, PMA_PMD_XCONTROL_REG); |
3273c2e8 | 379 | reg |= (1 << PMA_PMD_EXT_SSR_LBN); |
68e7f45e | 380 | efx_mdio_write(efx, MDIO_MMD_PMAPMD, PMA_PMD_XCONTROL_REG, reg); |
3273c2e8 | 381 | |
c8fcc49c | 382 | mdelay(200); |
3273c2e8 BH |
383 | |
384 | /* Wait for the blocks to come out of reset */ | |
68e7f45e | 385 | rc = efx_mdio_wait_reset_mmds(efx, TENXPRESS_REQUIRED_DEVS); |
3273c2e8 | 386 | if (rc < 0) |
1974cc20 | 387 | goto out; |
3273c2e8 BH |
388 | |
389 | /* Try and reconfigure the device */ | |
390 | rc = tenxpress_init(efx); | |
391 | if (rc < 0) | |
1974cc20 | 392 | goto out; |
3273c2e8 | 393 | |
e6fa2eb7 BH |
394 | /* Wait for the XGXS state machine to churn */ |
395 | mdelay(10); | |
1974cc20 BH |
396 | out: |
397 | efx_stats_enable(efx); | |
c8fcc49c | 398 | return rc; |
3273c2e8 BH |
399 | } |
400 | ||
e6fa2eb7 | 401 | static void sfx7101_check_bad_lp(struct efx_nic *efx, bool link_ok) |
8ceee660 BH |
402 | { |
403 | struct tenxpress_phy_data *pd = efx->phy_data; | |
04cc8cac | 404 | bool bad_lp; |
8ceee660 BH |
405 | int reg; |
406 | ||
04cc8cac BH |
407 | if (link_ok) { |
408 | bad_lp = false; | |
409 | } else { | |
410 | /* Check that AN has started but not completed. */ | |
68e7f45e BH |
411 | reg = efx_mdio_read(efx, MDIO_MMD_AN, MDIO_STAT1); |
412 | if (!(reg & MDIO_AN_STAT1_LPABLE)) | |
04cc8cac | 413 | return; /* LP status is unknown */ |
68e7f45e | 414 | bad_lp = !(reg & MDIO_AN_STAT1_COMPLETE); |
04cc8cac BH |
415 | if (bad_lp) |
416 | pd->bad_lp_tries++; | |
417 | } | |
418 | ||
8ceee660 | 419 | /* Nothing to do if all is well and was previously so. */ |
04cc8cac | 420 | if (!pd->bad_lp_tries) |
8ceee660 BH |
421 | return; |
422 | ||
04cc8cac BH |
423 | /* Use the RX (red) LED as an error indicator once we've seen AN |
424 | * failure several times in a row, and also log a message. */ | |
425 | if (!bad_lp || pd->bad_lp_tries == MAX_BAD_LP_TRIES) { | |
68e7f45e BH |
426 | reg = efx_mdio_read(efx, MDIO_MMD_PMAPMD, |
427 | PMA_PMD_LED_OVERR_REG); | |
04cc8cac BH |
428 | reg &= ~(PMA_PMD_LED_MASK << PMA_PMD_LED_RX_LBN); |
429 | if (!bad_lp) { | |
430 | reg |= PMA_PMD_LED_OFF << PMA_PMD_LED_RX_LBN; | |
431 | } else { | |
432 | reg |= PMA_PMD_LED_FLASH << PMA_PMD_LED_RX_LBN; | |
433 | EFX_ERR(efx, "appears to be plugged into a port" | |
434 | " that is not 10GBASE-T capable. The PHY" | |
435 | " supports 10GBASE-T ONLY, so no link can" | |
436 | " be established\n"); | |
437 | } | |
68e7f45e BH |
438 | efx_mdio_write(efx, MDIO_MMD_PMAPMD, |
439 | PMA_PMD_LED_OVERR_REG, reg); | |
04cc8cac | 440 | pd->bad_lp_tries = bad_lp; |
8ceee660 | 441 | } |
8ceee660 BH |
442 | } |
443 | ||
e6fa2eb7 | 444 | static bool sfx7101_link_ok(struct efx_nic *efx) |
8ceee660 | 445 | { |
68e7f45e BH |
446 | return efx_mdio_links_ok(efx, |
447 | MDIO_DEVS_PMAPMD | | |
448 | MDIO_DEVS_PCS | | |
449 | MDIO_DEVS_PHYXS); | |
e6fa2eb7 BH |
450 | } |
451 | ||
452 | static bool sft9001_link_ok(struct efx_nic *efx, struct ethtool_cmd *ecmd) | |
453 | { | |
e6fa2eb7 BH |
454 | u32 reg; |
455 | ||
caa8d8bb | 456 | if (efx_phy_mode_disabled(efx->phy_mode)) |
e6fa2eb7 | 457 | return false; |
caa8d8bb BH |
458 | else if (efx->loopback_mode == LOOPBACK_GPHY) |
459 | return true; | |
e6fa2eb7 | 460 | else if (efx->loopback_mode) |
68e7f45e BH |
461 | return efx_mdio_links_ok(efx, |
462 | MDIO_DEVS_PMAPMD | | |
463 | MDIO_DEVS_PHYXS); | |
e6fa2eb7 BH |
464 | |
465 | /* We must use the same definition of link state as LASI, | |
466 | * otherwise we can miss a link state transition | |
467 | */ | |
468 | if (ecmd->speed == 10000) { | |
68e7f45e BH |
469 | reg = efx_mdio_read(efx, MDIO_MMD_PCS, MDIO_PCS_10GBRT_STAT1); |
470 | return reg & MDIO_PCS_10GBRT_STAT1_BLKLK; | |
e6fa2eb7 | 471 | } else { |
68e7f45e | 472 | reg = efx_mdio_read(efx, MDIO_MMD_C22EXT, C22EXT_STATUS_REG); |
e6fa2eb7 BH |
473 | return reg & (1 << C22EXT_STATUS_LINK_LBN); |
474 | } | |
8ceee660 BH |
475 | } |
476 | ||
e6fa2eb7 | 477 | static void tenxpress_ext_loopback(struct efx_nic *efx) |
3273c2e8 | 478 | { |
68e7f45e BH |
479 | efx_mdio_set_flag(efx, MDIO_MMD_PHYXS, PHYXS_TEST1, |
480 | 1 << LOOPBACK_NEAR_LBN, | |
481 | efx->loopback_mode == LOOPBACK_PHYXS); | |
e6fa2eb7 | 482 | if (efx->phy_type != PHY_TYPE_SFX7101) |
68e7f45e BH |
483 | efx_mdio_set_flag(efx, MDIO_MMD_C22EXT, GPHY_XCONTROL_REG, |
484 | 1 << GPHY_LOOPBACK_NEAR_LBN, | |
485 | efx->loopback_mode == LOOPBACK_GPHY); | |
e6fa2eb7 BH |
486 | } |
487 | ||
488 | static void tenxpress_low_power(struct efx_nic *efx) | |
489 | { | |
e6fa2eb7 | 490 | if (efx->phy_type == PHY_TYPE_SFX7101) |
68e7f45e | 491 | efx_mdio_set_mmds_lpower( |
e6fa2eb7 BH |
492 | efx, !!(efx->phy_mode & PHY_MODE_LOW_POWER), |
493 | TENXPRESS_REQUIRED_DEVS); | |
3273c2e8 | 494 | else |
68e7f45e BH |
495 | efx_mdio_set_flag( |
496 | efx, MDIO_MMD_PMAPMD, PMA_PMD_XCONTROL_REG, | |
497 | 1 << PMA_PMD_EXT_LPOWER_LBN, | |
e6fa2eb7 | 498 | !!(efx->phy_mode & PHY_MODE_LOW_POWER)); |
3273c2e8 BH |
499 | } |
500 | ||
8ceee660 BH |
501 | static void tenxpress_phy_reconfigure(struct efx_nic *efx) |
502 | { | |
3273c2e8 | 503 | struct tenxpress_phy_data *phy_data = efx->phy_data; |
e6fa2eb7 | 504 | struct ethtool_cmd ecmd; |
8b9dc8dd | 505 | bool phy_mode_change, loop_reset; |
3273c2e8 | 506 | |
e6fa2eb7 | 507 | if (efx->phy_mode & (PHY_MODE_OFF | PHY_MODE_SPECIAL)) { |
f8b87c17 | 508 | phy_data->phy_mode = efx->phy_mode; |
8ceee660 | 509 | return; |
f8b87c17 | 510 | } |
8ceee660 | 511 | |
e6fa2eb7 BH |
512 | tenxpress_low_power(efx); |
513 | ||
514 | phy_mode_change = (efx->phy_mode == PHY_MODE_NORMAL && | |
515 | phy_data->phy_mode != PHY_MODE_NORMAL); | |
e6fa2eb7 BH |
516 | loop_reset = (LOOPBACK_OUT_OF(phy_data, efx, efx->phy_op->loopbacks) || |
517 | LOOPBACK_CHANGED(phy_data, efx, 1 << LOOPBACK_GPHY)); | |
518 | ||
8b9dc8dd | 519 | if (loop_reset || phy_mode_change) { |
e6fa2eb7 BH |
520 | int rc; |
521 | ||
522 | efx->phy_op->get_settings(efx, &ecmd); | |
523 | ||
524 | if (loop_reset || phy_mode_change) { | |
525 | tenxpress_special_reset(efx); | |
526 | ||
527 | /* Reset XAUI if we were in 10G, and are staying | |
528 | * in 10G. If we're moving into and out of 10G | |
529 | * then xaui will be reset anyway */ | |
530 | if (EFX_IS10G(efx)) | |
531 | falcon_reset_xaui(efx); | |
532 | } | |
533 | ||
e6fa2eb7 BH |
534 | rc = efx->phy_op->set_settings(efx, &ecmd); |
535 | WARN_ON(rc); | |
3273c2e8 BH |
536 | } |
537 | ||
68e7f45e BH |
538 | efx_mdio_transmit_disable(efx); |
539 | efx_mdio_phy_reconfigure(efx); | |
e6fa2eb7 | 540 | tenxpress_ext_loopback(efx); |
3273c2e8 | 541 | |
3273c2e8 | 542 | phy_data->loopback_mode = efx->loopback_mode; |
f8b87c17 | 543 | phy_data->phy_mode = efx->phy_mode; |
e6fa2eb7 BH |
544 | |
545 | if (efx->phy_type == PHY_TYPE_SFX7101) { | |
546 | efx->link_speed = 10000; | |
547 | efx->link_fd = true; | |
548 | efx->link_up = sfx7101_link_ok(efx); | |
549 | } else { | |
550 | efx->phy_op->get_settings(efx, &ecmd); | |
551 | efx->link_speed = ecmd.speed; | |
552 | efx->link_fd = ecmd.duplex == DUPLEX_FULL; | |
553 | efx->link_up = sft9001_link_ok(efx, &ecmd); | |
554 | } | |
68e7f45e | 555 | efx->link_fc = efx_mdio_get_pause(efx); |
8ceee660 BH |
556 | } |
557 | ||
8ceee660 | 558 | /* Poll PHY for interrupt */ |
766ca0fa | 559 | static void tenxpress_phy_poll(struct efx_nic *efx) |
8ceee660 BH |
560 | { |
561 | struct tenxpress_phy_data *phy_data = efx->phy_data; | |
37d37695 | 562 | bool change = false; |
8ceee660 | 563 | |
e6fa2eb7 | 564 | if (efx->phy_type == PHY_TYPE_SFX7101) { |
37d37695 | 565 | bool link_ok = sfx7101_link_ok(efx); |
e6fa2eb7 BH |
566 | if (link_ok != efx->link_up) { |
567 | change = true; | |
568 | } else { | |
68e7f45e | 569 | unsigned int link_fc = efx_mdio_get_pause(efx); |
e6fa2eb7 BH |
570 | if (link_fc != efx->link_fc) |
571 | change = true; | |
572 | } | |
573 | sfx7101_check_bad_lp(efx, link_ok); | |
caa8d8bb BH |
574 | } else if (efx->loopback_mode) { |
575 | bool link_ok = sft9001_link_ok(efx, NULL); | |
576 | if (link_ok != efx->link_up) | |
577 | change = true; | |
766ca0fa | 578 | } else { |
68e7f45e | 579 | int status = efx_mdio_read(efx, MDIO_MMD_PMAPMD, |
6bc5046e BH |
580 | MDIO_PMA_LASI_STAT); |
581 | if (status & MDIO_PMA_LASI_LSALARM) | |
766ca0fa BH |
582 | change = true; |
583 | } | |
8ceee660 | 584 | |
766ca0fa | 585 | if (change) |
177dfcd8 | 586 | falcon_sim_phy_event(efx); |
8ceee660 | 587 | |
f8b87c17 | 588 | if (phy_data->phy_mode != PHY_MODE_NORMAL) |
766ca0fa | 589 | return; |
8ceee660 BH |
590 | } |
591 | ||
592 | static void tenxpress_phy_fini(struct efx_nic *efx) | |
593 | { | |
594 | int reg; | |
595 | ||
2a7e637d | 596 | if (efx->phy_type == PHY_TYPE_SFT9001B) |
e6fa2eb7 BH |
597 | device_remove_file(&efx->pci_dev->dev, |
598 | &dev_attr_phy_short_reach); | |
2a7e637d BH |
599 | |
600 | if (efx->phy_type == PHY_TYPE_SFX7101) { | |
e6fa2eb7 BH |
601 | /* Power down the LNPGA */ |
602 | reg = (1 << PMA_PMD_LNPGA_POWERDOWN_LBN); | |
68e7f45e | 603 | efx_mdio_write(efx, MDIO_MMD_PMAPMD, PMA_PMD_XCONTROL_REG, reg); |
e6fa2eb7 BH |
604 | |
605 | /* Waiting here ensures that the board fini, which can turn | |
606 | * off the power to the PHY, won't get run until the LNPGA | |
607 | * powerdown has been given long enough to complete. */ | |
608 | schedule_timeout_uninterruptible(LNPGA_PDOWN_WAIT); /* 200 ms */ | |
609 | } | |
8ceee660 BH |
610 | |
611 | kfree(efx->phy_data); | |
612 | efx->phy_data = NULL; | |
613 | } | |
614 | ||
615 | ||
616 | /* Set the RX and TX LEDs and Link LED flashing. The other LEDs | |
617 | * (which probably aren't wired anyway) are left in AUTO mode */ | |
dc8cfa55 | 618 | void tenxpress_phy_blink(struct efx_nic *efx, bool blink) |
8ceee660 BH |
619 | { |
620 | int reg; | |
621 | ||
622 | if (blink) | |
623 | reg = (PMA_PMD_LED_FLASH << PMA_PMD_LED_TX_LBN) | | |
624 | (PMA_PMD_LED_FLASH << PMA_PMD_LED_RX_LBN) | | |
625 | (PMA_PMD_LED_FLASH << PMA_PMD_LED_LINK_LBN); | |
626 | else | |
627 | reg = PMA_PMD_LED_DEFAULT; | |
628 | ||
68e7f45e | 629 | efx_mdio_write(efx, MDIO_MMD_PMAPMD, PMA_PMD_LED_OVERR_REG, reg); |
8ceee660 BH |
630 | } |
631 | ||
307505e9 | 632 | static const char *const sfx7101_test_names[] = { |
1796721a BH |
633 | "bist" |
634 | }; | |
635 | ||
636 | static int | |
307505e9 | 637 | sfx7101_run_tests(struct efx_nic *efx, int *results, unsigned flags) |
8c8661e4 | 638 | { |
1796721a BH |
639 | int rc; |
640 | ||
641 | if (!(flags & ETH_TEST_FL_OFFLINE)) | |
642 | return 0; | |
643 | ||
8c8661e4 | 644 | /* BIST is automatically run after a special software reset */ |
1796721a BH |
645 | rc = tenxpress_special_reset(efx); |
646 | results[0] = rc ? -1 : 1; | |
647 | return rc; | |
8c8661e4 BH |
648 | } |
649 | ||
307505e9 BH |
650 | static const char *const sft9001_test_names[] = { |
651 | "bist", | |
652 | "cable.pairA.status", | |
653 | "cable.pairB.status", | |
654 | "cable.pairC.status", | |
655 | "cable.pairD.status", | |
656 | "cable.pairA.length", | |
657 | "cable.pairB.length", | |
658 | "cable.pairC.length", | |
659 | "cable.pairD.length", | |
660 | }; | |
661 | ||
662 | static int sft9001_run_tests(struct efx_nic *efx, int *results, unsigned flags) | |
663 | { | |
664 | struct ethtool_cmd ecmd; | |
22ef02c2 | 665 | int rc = 0, rc2, i, ctrl_reg, res_reg; |
307505e9 | 666 | |
22ef02c2 BH |
667 | if (flags & ETH_TEST_FL_OFFLINE) |
668 | efx->phy_op->get_settings(efx, &ecmd); | |
307505e9 BH |
669 | |
670 | /* Initialise cable diagnostic results to unknown failure */ | |
671 | for (i = 1; i < 9; ++i) | |
672 | results[i] = -1; | |
673 | ||
674 | /* Run cable diagnostics; wait up to 5 seconds for them to complete. | |
675 | * A cable fault is not a self-test failure, but a timeout is. */ | |
22ef02c2 BH |
676 | ctrl_reg = ((1 << CDIAG_CTRL_IMMED_LBN) | |
677 | (CDIAG_CTRL_LEN_METRES << CDIAG_CTRL_LEN_UNIT_LBN)); | |
678 | if (flags & ETH_TEST_FL_OFFLINE) { | |
679 | /* Break the link in order to run full diagnostics. We | |
680 | * must reset the PHY to resume normal service. */ | |
681 | ctrl_reg |= (1 << CDIAG_CTRL_BRK_LINK_LBN); | |
682 | } | |
68e7f45e BH |
683 | efx_mdio_write(efx, MDIO_MMD_PMAPMD, PMA_PMD_CDIAG_CTRL_REG, |
684 | ctrl_reg); | |
307505e9 | 685 | i = 0; |
68e7f45e | 686 | while (efx_mdio_read(efx, MDIO_MMD_PMAPMD, PMA_PMD_CDIAG_CTRL_REG) & |
307505e9 BH |
687 | (1 << CDIAG_CTRL_IN_PROG_LBN)) { |
688 | if (++i == 50) { | |
689 | rc = -ETIMEDOUT; | |
22ef02c2 | 690 | goto out; |
307505e9 BH |
691 | } |
692 | msleep(100); | |
693 | } | |
68e7f45e | 694 | res_reg = efx_mdio_read(efx, MDIO_MMD_PMAPMD, PMA_PMD_CDIAG_RES_REG); |
307505e9 BH |
695 | for (i = 0; i < 4; i++) { |
696 | int pair_res = | |
697 | (res_reg >> (CDIAG_RES_A_LBN - i * CDIAG_RES_WIDTH)) | |
698 | & ((1 << CDIAG_RES_WIDTH) - 1); | |
68e7f45e BH |
699 | int len_reg = efx_mdio_read(efx, MDIO_MMD_PMAPMD, |
700 | PMA_PMD_CDIAG_LEN_REG + i); | |
307505e9 BH |
701 | if (pair_res == CDIAG_RES_OK) |
702 | results[1 + i] = 1; | |
703 | else if (pair_res == CDIAG_RES_INVALID) | |
704 | results[1 + i] = -1; | |
705 | else | |
706 | results[1 + i] = -pair_res; | |
707 | if (pair_res != CDIAG_RES_INVALID && | |
708 | pair_res != CDIAG_RES_OPEN && | |
709 | len_reg != 0xffff) | |
710 | results[5 + i] = len_reg; | |
711 | } | |
712 | ||
22ef02c2 BH |
713 | out: |
714 | if (flags & ETH_TEST_FL_OFFLINE) { | |
715 | /* Reset, running the BIST and then resuming normal service. */ | |
716 | rc2 = tenxpress_special_reset(efx); | |
717 | results[0] = rc2 ? -1 : 1; | |
718 | if (!rc) | |
719 | rc = rc2; | |
720 | ||
721 | rc2 = efx->phy_op->set_settings(efx, &ecmd); | |
722 | if (!rc) | |
723 | rc = rc2; | |
724 | } | |
307505e9 BH |
725 | |
726 | return rc; | |
727 | } | |
728 | ||
af4ad9bc BH |
729 | static void |
730 | tenxpress_get_settings(struct efx_nic *efx, struct ethtool_cmd *ecmd) | |
04cc8cac | 731 | { |
af4ad9bc | 732 | u32 adv = 0, lpa = 0; |
04cc8cac BH |
733 | int reg; |
734 | ||
e6fa2eb7 | 735 | if (efx->phy_type != PHY_TYPE_SFX7101) { |
68e7f45e | 736 | reg = efx_mdio_read(efx, MDIO_MMD_C22EXT, C22EXT_MSTSLV_CTRL); |
af4ad9bc BH |
737 | if (reg & (1 << C22EXT_MSTSLV_CTRL_ADV_1000_FD_LBN)) |
738 | adv |= ADVERTISED_1000baseT_Full; | |
68e7f45e | 739 | reg = efx_mdio_read(efx, MDIO_MMD_C22EXT, C22EXT_MSTSLV_STATUS); |
af4ad9bc | 740 | if (reg & (1 << C22EXT_MSTSLV_STATUS_LP_1000_HD_LBN)) |
e6fa2eb7 | 741 | lpa |= ADVERTISED_1000baseT_Half; |
af4ad9bc | 742 | if (reg & (1 << C22EXT_MSTSLV_STATUS_LP_1000_FD_LBN)) |
e6fa2eb7 BH |
743 | lpa |= ADVERTISED_1000baseT_Full; |
744 | } | |
68e7f45e BH |
745 | reg = efx_mdio_read(efx, MDIO_MMD_AN, MDIO_AN_10GBT_CTRL); |
746 | if (reg & MDIO_AN_10GBT_CTRL_ADV10G) | |
af4ad9bc | 747 | adv |= ADVERTISED_10000baseT_Full; |
68e7f45e BH |
748 | reg = efx_mdio_read(efx, MDIO_MMD_AN, MDIO_AN_10GBT_STAT); |
749 | if (reg & MDIO_AN_10GBT_STAT_LP10G) | |
04cc8cac | 750 | lpa |= ADVERTISED_10000baseT_Full; |
04cc8cac | 751 | |
68e7f45e | 752 | mdio45_ethtool_gset_npage(&efx->mdio, ecmd, adv, lpa); |
e6fa2eb7 | 753 | |
188586b2 | 754 | ecmd->supported |= SUPPORTED_Pause | SUPPORTED_Asym_Pause; |
e762cd70 | 755 | if (efx->phy_type != PHY_TYPE_SFX7101) { |
af4ad9bc BH |
756 | ecmd->supported |= (SUPPORTED_100baseT_Full | |
757 | SUPPORTED_1000baseT_Full); | |
e762cd70 BH |
758 | if (ecmd->speed != SPEED_10000) { |
759 | ecmd->eth_tp_mdix = | |
760 | (efx_mdio_read(efx, MDIO_MMD_PMAPMD, | |
761 | PMA_PMD_XSTATUS_REG) & | |
762 | (1 << PMA_PMD_XSTAT_MDIX_LBN)) | |
763 | ? ETH_TP_MDI_X : ETH_TP_MDI; | |
764 | } | |
765 | } | |
8b9dc8dd SH |
766 | |
767 | /* In loopback, the PHY automatically brings up the correct interface, | |
768 | * but doesn't advertise the correct speed. So override it */ | |
769 | if (efx->loopback_mode == LOOPBACK_GPHY) | |
770 | ecmd->speed = SPEED_1000; | |
af4ad9bc | 771 | else if (LOOPBACK_MASK(efx) & efx->phy_op->loopbacks) |
8b9dc8dd | 772 | ecmd->speed = SPEED_10000; |
04cc8cac BH |
773 | } |
774 | ||
af4ad9bc | 775 | static int tenxpress_set_settings(struct efx_nic *efx, struct ethtool_cmd *ecmd) |
e6fa2eb7 | 776 | { |
af4ad9bc BH |
777 | if (!ecmd->autoneg) |
778 | return -EINVAL; | |
e6fa2eb7 | 779 | |
68e7f45e | 780 | return efx_mdio_set_settings(efx, ecmd); |
e6fa2eb7 BH |
781 | } |
782 | ||
af4ad9bc | 783 | static void sfx7101_set_npage_adv(struct efx_nic *efx, u32 advertising) |
e6fa2eb7 | 784 | { |
68e7f45e BH |
785 | efx_mdio_set_flag(efx, MDIO_MMD_AN, MDIO_AN_10GBT_CTRL, |
786 | MDIO_AN_10GBT_CTRL_ADV10G, | |
787 | advertising & ADVERTISED_10000baseT_Full); | |
e6fa2eb7 BH |
788 | } |
789 | ||
af4ad9bc | 790 | static void sft9001_set_npage_adv(struct efx_nic *efx, u32 advertising) |
e6fa2eb7 | 791 | { |
68e7f45e BH |
792 | efx_mdio_set_flag(efx, MDIO_MMD_C22EXT, C22EXT_MSTSLV_CTRL, |
793 | 1 << C22EXT_MSTSLV_CTRL_ADV_1000_FD_LBN, | |
794 | advertising & ADVERTISED_1000baseT_Full); | |
795 | efx_mdio_set_flag(efx, MDIO_MMD_AN, MDIO_AN_10GBT_CTRL, | |
796 | MDIO_AN_10GBT_CTRL_ADV10G, | |
797 | advertising & ADVERTISED_10000baseT_Full); | |
e6fa2eb7 BH |
798 | } |
799 | ||
800 | struct efx_phy_operations falcon_sfx7101_phy_ops = { | |
177dfcd8 | 801 | .macs = EFX_XMAC, |
8ceee660 BH |
802 | .init = tenxpress_phy_init, |
803 | .reconfigure = tenxpress_phy_reconfigure, | |
766ca0fa | 804 | .poll = tenxpress_phy_poll, |
8ceee660 | 805 | .fini = tenxpress_phy_fini, |
766ca0fa | 806 | .clear_interrupt = efx_port_dummy_op_void, |
af4ad9bc BH |
807 | .get_settings = tenxpress_get_settings, |
808 | .set_settings = tenxpress_set_settings, | |
809 | .set_npage_adv = sfx7101_set_npage_adv, | |
307505e9 BH |
810 | .num_tests = ARRAY_SIZE(sfx7101_test_names), |
811 | .test_names = sfx7101_test_names, | |
812 | .run_tests = sfx7101_run_tests, | |
8ceee660 | 813 | .mmds = TENXPRESS_REQUIRED_DEVS, |
e6fa2eb7 BH |
814 | .loopbacks = SFX7101_LOOPBACKS, |
815 | }; | |
816 | ||
817 | struct efx_phy_operations falcon_sft9001_phy_ops = { | |
818 | .macs = EFX_GMAC | EFX_XMAC, | |
819 | .init = tenxpress_phy_init, | |
820 | .reconfigure = tenxpress_phy_reconfigure, | |
821 | .poll = tenxpress_phy_poll, | |
822 | .fini = tenxpress_phy_fini, | |
823 | .clear_interrupt = efx_port_dummy_op_void, | |
af4ad9bc BH |
824 | .get_settings = tenxpress_get_settings, |
825 | .set_settings = tenxpress_set_settings, | |
826 | .set_npage_adv = sft9001_set_npage_adv, | |
307505e9 BH |
827 | .num_tests = ARRAY_SIZE(sft9001_test_names), |
828 | .test_names = sft9001_test_names, | |
829 | .run_tests = sft9001_run_tests, | |
e6fa2eb7 BH |
830 | .mmds = TENXPRESS_REQUIRED_DEVS, |
831 | .loopbacks = SFT9001_LOOPBACKS, | |
8ceee660 | 832 | }; |