net: phy: resume phydev when going to RESUMING
[linux-2.6-block.git] / drivers / net / phy / phy.c
CommitLineData
2f53e904 1/* Framework for configuring and reading PHY devices
00db8189
AF
2 * Based on code in sungem_phy.c and gianfar_phy.c
3 *
4 * Author: Andy Fleming
5 *
6 * Copyright (c) 2004 Freescale Semiconductor, Inc.
0ac49527 7 * Copyright (c) 2006, 2007 Maciej W. Rozycki
00db8189
AF
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License as published by the
11 * Free Software Foundation; either version 2 of the License, or (at your
12 * option) any later version.
13 *
14 */
8d242488
JP
15
16#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
17
00db8189 18#include <linux/kernel.h>
00db8189
AF
19#include <linux/string.h>
20#include <linux/errno.h>
21#include <linux/unistd.h>
00db8189 22#include <linux/interrupt.h>
00db8189
AF
23#include <linux/delay.h>
24#include <linux/netdevice.h>
25#include <linux/etherdevice.h>
26#include <linux/skbuff.h>
00db8189
AF
27#include <linux/mm.h>
28#include <linux/module.h>
00db8189
AF
29#include <linux/mii.h>
30#include <linux/ethtool.h>
31#include <linux/phy.h>
3c3070d7
MR
32#include <linux/timer.h>
33#include <linux/workqueue.h>
a59a4d19 34#include <linux/mdio.h>
2f53e904
SS
35#include <linux/io.h>
36#include <linux/uaccess.h>
60063497 37#include <linux/atomic.h>
2f53e904 38
00db8189 39#include <asm/irq.h>
00db8189 40
766d1d38
FF
41static const char *phy_speed_to_str(int speed)
42{
43 switch (speed) {
44 case SPEED_10:
45 return "10Mbps";
46 case SPEED_100:
47 return "100Mbps";
48 case SPEED_1000:
49 return "1Gbps";
50 case SPEED_2500:
51 return "2.5Gbps";
52 case SPEED_10000:
53 return "10Gbps";
54 case SPEED_UNKNOWN:
55 return "Unknown";
56 default:
57 return "Unsupported (update phy.c)";
58 }
59}
60
b3df0da8
RD
61/**
62 * phy_print_status - Convenience function to print out the current phy status
63 * @phydev: the phy_device struct
e1393456
AF
64 */
65void phy_print_status(struct phy_device *phydev)
66{
2f53e904 67 if (phydev->link) {
df40cc88 68 netdev_info(phydev->attached_dev,
766d1d38
FF
69 "Link is Up - %s/%s - flow control %s\n",
70 phy_speed_to_str(phydev->speed),
df40cc88
FF
71 DUPLEX_FULL == phydev->duplex ? "Full" : "Half",
72 phydev->pause ? "rx/tx" : "off");
2f53e904 73 } else {
43b6329f 74 netdev_info(phydev->attached_dev, "Link is Down\n");
2f53e904 75 }
e1393456
AF
76}
77EXPORT_SYMBOL(phy_print_status);
00db8189 78
b3df0da8
RD
79/**
80 * phy_clear_interrupt - Ack the phy device's interrupt
81 * @phydev: the phy_device struct
82 *
83 * If the @phydev driver has an ack_interrupt function, call it to
84 * ack and clear the phy device's interrupt.
85 *
ad033506 86 * Returns 0 on success or < 0 on error.
b3df0da8 87 */
89ff05ec 88static int phy_clear_interrupt(struct phy_device *phydev)
00db8189 89{
00db8189 90 if (phydev->drv->ack_interrupt)
e62a768f 91 return phydev->drv->ack_interrupt(phydev);
00db8189 92
e62a768f 93 return 0;
00db8189
AF
94}
95
b3df0da8
RD
96/**
97 * phy_config_interrupt - configure the PHY device for the requested interrupts
98 * @phydev: the phy_device struct
99 * @interrupts: interrupt flags to configure for this @phydev
100 *
ad033506 101 * Returns 0 on success or < 0 on error.
b3df0da8 102 */
89ff05ec 103static int phy_config_interrupt(struct phy_device *phydev, u32 interrupts)
00db8189 104{
00db8189
AF
105 phydev->interrupts = interrupts;
106 if (phydev->drv->config_intr)
e62a768f 107 return phydev->drv->config_intr(phydev);
00db8189 108
e62a768f 109 return 0;
00db8189
AF
110}
111
112
b3df0da8
RD
113/**
114 * phy_aneg_done - return auto-negotiation status
115 * @phydev: target phy_device struct
00db8189 116 *
76a423a3
FF
117 * Description: Return the auto-negotiation status from this @phydev
118 * Returns > 0 on success or < 0 on error. 0 means that auto-negotiation
119 * is still pending.
00db8189
AF
120 */
121static inline int phy_aneg_done(struct phy_device *phydev)
122{
76a423a3
FF
123 if (phydev->drv->aneg_done)
124 return phydev->drv->aneg_done(phydev);
125
a9fa6e6a 126 return genphy_aneg_done(phydev);
00db8189
AF
127}
128
00db8189 129/* A structure for mapping a particular speed and duplex
2f53e904
SS
130 * combination to a particular SUPPORTED and ADVERTISED value
131 */
00db8189
AF
132struct phy_setting {
133 int speed;
134 int duplex;
135 u32 setting;
136};
137
138/* A mapping of all SUPPORTED settings to speed/duplex */
f71e1309 139static const struct phy_setting settings[] = {
00db8189
AF
140 {
141 .speed = 10000,
142 .duplex = DUPLEX_FULL,
143 .setting = SUPPORTED_10000baseT_Full,
144 },
145 {
146 .speed = SPEED_1000,
147 .duplex = DUPLEX_FULL,
148 .setting = SUPPORTED_1000baseT_Full,
149 },
150 {
151 .speed = SPEED_1000,
152 .duplex = DUPLEX_HALF,
153 .setting = SUPPORTED_1000baseT_Half,
154 },
155 {
156 .speed = SPEED_100,
157 .duplex = DUPLEX_FULL,
158 .setting = SUPPORTED_100baseT_Full,
159 },
160 {
161 .speed = SPEED_100,
162 .duplex = DUPLEX_HALF,
163 .setting = SUPPORTED_100baseT_Half,
164 },
165 {
166 .speed = SPEED_10,
167 .duplex = DUPLEX_FULL,
168 .setting = SUPPORTED_10baseT_Full,
169 },
170 {
171 .speed = SPEED_10,
172 .duplex = DUPLEX_HALF,
173 .setting = SUPPORTED_10baseT_Half,
174 },
175};
176
ff8ac609 177#define MAX_NUM_SETTINGS ARRAY_SIZE(settings)
00db8189 178
b3df0da8
RD
179/**
180 * phy_find_setting - find a PHY settings array entry that matches speed & duplex
181 * @speed: speed to match
182 * @duplex: duplex to match
00db8189 183 *
b3df0da8 184 * Description: Searches the settings array for the setting which
00db8189
AF
185 * matches the desired speed and duplex, and returns the index
186 * of that setting. Returns the index of the last setting if
187 * none of the others match.
188 */
4ae6e50c 189static inline unsigned int phy_find_setting(int speed, int duplex)
00db8189 190{
4ae6e50c 191 unsigned int idx = 0;
00db8189
AF
192
193 while (idx < ARRAY_SIZE(settings) &&
2f53e904 194 (settings[idx].speed != speed || settings[idx].duplex != duplex))
00db8189
AF
195 idx++;
196
197 return idx < MAX_NUM_SETTINGS ? idx : MAX_NUM_SETTINGS - 1;
198}
199
b3df0da8
RD
200/**
201 * phy_find_valid - find a PHY setting that matches the requested features mask
202 * @idx: The first index in settings[] to search
203 * @features: A mask of the valid settings
00db8189 204 *
b3df0da8 205 * Description: Returns the index of the first valid setting less
00db8189
AF
206 * than or equal to the one pointed to by idx, as determined by
207 * the mask in features. Returns the index of the last setting
208 * if nothing else matches.
209 */
4ae6e50c 210static inline unsigned int phy_find_valid(unsigned int idx, u32 features)
00db8189
AF
211{
212 while (idx < MAX_NUM_SETTINGS && !(settings[idx].setting & features))
213 idx++;
214
215 return idx < MAX_NUM_SETTINGS ? idx : MAX_NUM_SETTINGS - 1;
216}
217
b3df0da8
RD
218/**
219 * phy_sanitize_settings - make sure the PHY is set to supported speed and duplex
220 * @phydev: the target phy_device struct
00db8189 221 *
b3df0da8 222 * Description: Make sure the PHY is set to supported speeds and
00db8189 223 * duplexes. Drop down by one in this order: 1000/FULL,
b3df0da8 224 * 1000/HALF, 100/FULL, 100/HALF, 10/FULL, 10/HALF.
00db8189 225 */
89ff05ec 226static void phy_sanitize_settings(struct phy_device *phydev)
00db8189
AF
227{
228 u32 features = phydev->supported;
4ae6e50c 229 unsigned int idx;
00db8189
AF
230
231 /* Sanitize settings based on PHY capabilities */
232 if ((features & SUPPORTED_Autoneg) == 0)
163642a2 233 phydev->autoneg = AUTONEG_DISABLE;
00db8189
AF
234
235 idx = phy_find_valid(phy_find_setting(phydev->speed, phydev->duplex),
236 features);
237
238 phydev->speed = settings[idx].speed;
239 phydev->duplex = settings[idx].duplex;
240}
00db8189 241
b3df0da8
RD
242/**
243 * phy_ethtool_sset - generic ethtool sset function, handles all the details
244 * @phydev: target phy_device struct
245 * @cmd: ethtool_cmd
00db8189
AF
246 *
247 * A few notes about parameter checking:
248 * - We don't set port or transceiver, so we don't care what they
249 * were set to.
250 * - phy_start_aneg() will make sure forced settings are sane, and
251 * choose the next best ones from the ones selected, so we don't
b3df0da8 252 * care if ethtool tries to give us bad values.
00db8189
AF
253 */
254int phy_ethtool_sset(struct phy_device *phydev, struct ethtool_cmd *cmd)
255{
25db0338
DD
256 u32 speed = ethtool_cmd_speed(cmd);
257
00db8189
AF
258 if (cmd->phy_address != phydev->addr)
259 return -EINVAL;
260
2f53e904 261 /* We make sure that we don't pass unsupported values in to the PHY */
00db8189
AF
262 cmd->advertising &= phydev->supported;
263
264 /* Verify the settings we care about. */
265 if (cmd->autoneg != AUTONEG_ENABLE && cmd->autoneg != AUTONEG_DISABLE)
266 return -EINVAL;
267
268 if (cmd->autoneg == AUTONEG_ENABLE && cmd->advertising == 0)
269 return -EINVAL;
270
8e95a202 271 if (cmd->autoneg == AUTONEG_DISABLE &&
25db0338
DD
272 ((speed != SPEED_1000 &&
273 speed != SPEED_100 &&
274 speed != SPEED_10) ||
8e95a202
JP
275 (cmd->duplex != DUPLEX_HALF &&
276 cmd->duplex != DUPLEX_FULL)))
00db8189
AF
277 return -EINVAL;
278
279 phydev->autoneg = cmd->autoneg;
280
25db0338 281 phydev->speed = speed;
00db8189
AF
282
283 phydev->advertising = cmd->advertising;
284
285 if (AUTONEG_ENABLE == cmd->autoneg)
286 phydev->advertising |= ADVERTISED_Autoneg;
287 else
288 phydev->advertising &= ~ADVERTISED_Autoneg;
289
290 phydev->duplex = cmd->duplex;
291
292 /* Restart the PHY */
293 phy_start_aneg(phydev);
294
295 return 0;
296}
9f6d55d0 297EXPORT_SYMBOL(phy_ethtool_sset);
00db8189
AF
298
299int phy_ethtool_gset(struct phy_device *phydev, struct ethtool_cmd *cmd)
300{
301 cmd->supported = phydev->supported;
302
303 cmd->advertising = phydev->advertising;
114002bc 304 cmd->lp_advertising = phydev->lp_advertising;
00db8189 305
70739497 306 ethtool_cmd_speed_set(cmd, phydev->speed);
00db8189 307 cmd->duplex = phydev->duplex;
c88838ce
FF
308 if (phydev->interface == PHY_INTERFACE_MODE_MOCA)
309 cmd->port = PORT_BNC;
310 else
311 cmd->port = PORT_MII;
00db8189 312 cmd->phy_address = phydev->addr;
4284b6a5
FF
313 cmd->transceiver = phy_is_internal(phydev) ?
314 XCVR_INTERNAL : XCVR_EXTERNAL;
00db8189
AF
315 cmd->autoneg = phydev->autoneg;
316
317 return 0;
318}
9f6d55d0 319EXPORT_SYMBOL(phy_ethtool_gset);
00db8189 320
b3df0da8
RD
321/**
322 * phy_mii_ioctl - generic PHY MII ioctl interface
323 * @phydev: the phy_device struct
00c7d920 324 * @ifr: &struct ifreq for socket ioctl's
b3df0da8
RD
325 * @cmd: ioctl cmd to execute
326 *
327 * Note that this function is currently incompatible with the
00db8189 328 * PHYCONTROL layer. It changes registers without regard to
b3df0da8 329 * current state. Use at own risk.
00db8189 330 */
2f53e904 331int phy_mii_ioctl(struct phy_device *phydev, struct ifreq *ifr, int cmd)
00db8189 332{
28b04113 333 struct mii_ioctl_data *mii_data = if_mii(ifr);
00db8189
AF
334 u16 val = mii_data->val_in;
335
336 switch (cmd) {
337 case SIOCGMIIPHY:
338 mii_data->phy_id = phydev->addr;
c6d6a511
LB
339 /* fall through */
340
00db8189 341 case SIOCGMIIREG:
af1dc13e
PK
342 mii_data->val_out = mdiobus_read(phydev->bus, mii_data->phy_id,
343 mii_data->reg_num);
e62a768f 344 return 0;
00db8189
AF
345
346 case SIOCSMIIREG:
00db8189 347 if (mii_data->phy_id == phydev->addr) {
e109374f 348 switch (mii_data->reg_num) {
00db8189 349 case MII_BMCR:
2f53e904 350 if ((val & (BMCR_RESET | BMCR_ANENABLE)) == 0)
00db8189
AF
351 phydev->autoneg = AUTONEG_DISABLE;
352 else
353 phydev->autoneg = AUTONEG_ENABLE;
2f53e904 354 if (!phydev->autoneg && (val & BMCR_FULLDPLX))
00db8189
AF
355 phydev->duplex = DUPLEX_FULL;
356 else
357 phydev->duplex = DUPLEX_HALF;
2f53e904 358 if (!phydev->autoneg && (val & BMCR_SPEED1000))
024a0a3c 359 phydev->speed = SPEED_1000;
2f53e904
SS
360 else if (!phydev->autoneg &&
361 (val & BMCR_SPEED100))
024a0a3c 362 phydev->speed = SPEED_100;
00db8189
AF
363 break;
364 case MII_ADVERTISE:
365 phydev->advertising = val;
366 break;
367 default:
368 /* do nothing */
369 break;
370 }
371 }
372
af1dc13e
PK
373 mdiobus_write(phydev->bus, mii_data->phy_id,
374 mii_data->reg_num, val);
375
8e95a202 376 if (mii_data->reg_num == MII_BMCR &&
2613f95f 377 val & BMCR_RESET)
e62a768f
SS
378 return phy_init_hw(phydev);
379 return 0;
dda93b48 380
c1f19b51
RC
381 case SIOCSHWTSTAMP:
382 if (phydev->drv->hwtstamp)
383 return phydev->drv->hwtstamp(phydev, ifr);
384 /* fall through */
385
dda93b48 386 default:
c6d6a511 387 return -EOPNOTSUPP;
00db8189 388 }
00db8189 389}
680e9fe9 390EXPORT_SYMBOL(phy_mii_ioctl);
00db8189 391
b3df0da8
RD
392/**
393 * phy_start_aneg - start auto-negotiation for this PHY device
394 * @phydev: the phy_device struct
e1393456 395 *
b3df0da8
RD
396 * Description: Sanitizes the settings (if we're not autonegotiating
397 * them), and then calls the driver's config_aneg function.
398 * If the PHYCONTROL Layer is operating, we change the state to
399 * reflect the beginning of Auto-negotiation or forcing.
e1393456
AF
400 */
401int phy_start_aneg(struct phy_device *phydev)
402{
403 int err;
404
35b5f6b1 405 mutex_lock(&phydev->lock);
e1393456
AF
406
407 if (AUTONEG_DISABLE == phydev->autoneg)
408 phy_sanitize_settings(phydev);
409
410 err = phydev->drv->config_aneg(phydev);
e1393456
AF
411 if (err < 0)
412 goto out_unlock;
413
414 if (phydev->state != PHY_HALTED) {
415 if (AUTONEG_ENABLE == phydev->autoneg) {
416 phydev->state = PHY_AN;
417 phydev->link_timeout = PHY_AN_TIMEOUT;
418 } else {
419 phydev->state = PHY_FORCING;
420 phydev->link_timeout = PHY_FORCE_TIMEOUT;
421 }
422 }
423
424out_unlock:
35b5f6b1 425 mutex_unlock(&phydev->lock);
e1393456
AF
426 return err;
427}
428EXPORT_SYMBOL(phy_start_aneg);
429
b3df0da8
RD
430/**
431 * phy_start_machine - start PHY state machine tracking
432 * @phydev: the phy_device struct
00db8189 433 *
b3df0da8 434 * Description: The PHY infrastructure can run a state machine
00db8189
AF
435 * which tracks whether the PHY is starting up, negotiating,
436 * etc. This function starts the timer which tracks the state
29935aeb
SS
437 * of the PHY. If you want to maintain your own state machine,
438 * do not call this function.
b3df0da8 439 */
29935aeb 440void phy_start_machine(struct phy_device *phydev)
00db8189 441{
bbb47bde 442 queue_delayed_work(system_power_efficient_wq, &phydev->state_queue, HZ);
00db8189
AF
443}
444
b3df0da8
RD
445/**
446 * phy_stop_machine - stop the PHY state machine tracking
447 * @phydev: target phy_device struct
00db8189 448 *
b3df0da8 449 * Description: Stops the state machine timer, sets the state to UP
817acf5e 450 * (unless it wasn't up yet). This function must be called BEFORE
00db8189
AF
451 * phy_detach.
452 */
453void phy_stop_machine(struct phy_device *phydev)
454{
a390d1f3 455 cancel_delayed_work_sync(&phydev->state_queue);
00db8189 456
35b5f6b1 457 mutex_lock(&phydev->lock);
00db8189
AF
458 if (phydev->state > PHY_UP)
459 phydev->state = PHY_UP;
35b5f6b1 460 mutex_unlock(&phydev->lock);
00db8189
AF
461}
462
b3df0da8
RD
463/**
464 * phy_error - enter HALTED state for this PHY device
465 * @phydev: target phy_device struct
00db8189
AF
466 *
467 * Moves the PHY to the HALTED state in response to a read
468 * or write error, and tells the controller the link is down.
469 * Must not be called from interrupt context, or while the
470 * phydev->lock is held.
471 */
9b9a8bfc 472static void phy_error(struct phy_device *phydev)
00db8189 473{
35b5f6b1 474 mutex_lock(&phydev->lock);
00db8189 475 phydev->state = PHY_HALTED;
35b5f6b1 476 mutex_unlock(&phydev->lock);
00db8189
AF
477}
478
b3df0da8
RD
479/**
480 * phy_interrupt - PHY interrupt handler
481 * @irq: interrupt line
482 * @phy_dat: phy_device pointer
e1393456 483 *
b3df0da8 484 * Description: When a PHY interrupt occurs, the handler disables
e1393456
AF
485 * interrupts, and schedules a work task to clear the interrupt.
486 */
7d12e780 487static irqreturn_t phy_interrupt(int irq, void *phy_dat)
e1393456
AF
488{
489 struct phy_device *phydev = phy_dat;
490
3c3070d7
MR
491 if (PHY_HALTED == phydev->state)
492 return IRQ_NONE; /* It can't be ours. */
493
e1393456
AF
494 /* The MDIO bus is not allowed to be written in interrupt
495 * context, so we need to disable the irq here. A work
496 * queue will write the PHY to disable and clear the
2f53e904
SS
497 * interrupt, and then reenable the irq line.
498 */
e1393456 499 disable_irq_nosync(irq);
0ac49527 500 atomic_inc(&phydev->irq_disable);
e1393456 501
bbb47bde 502 queue_work(system_power_efficient_wq, &phydev->phy_queue);
e1393456
AF
503
504 return IRQ_HANDLED;
505}
506
b3df0da8
RD
507/**
508 * phy_enable_interrupts - Enable the interrupts from the PHY side
509 * @phydev: target phy_device struct
510 */
89ff05ec 511static int phy_enable_interrupts(struct phy_device *phydev)
00db8189 512{
553fe92b 513 int err = phy_clear_interrupt(phydev);
00db8189 514
e1393456
AF
515 if (err < 0)
516 return err;
00db8189 517
553fe92b 518 return phy_config_interrupt(phydev, PHY_INTERRUPT_ENABLED);
00db8189 519}
00db8189 520
b3df0da8
RD
521/**
522 * phy_disable_interrupts - Disable the PHY interrupts from the PHY side
523 * @phydev: target phy_device struct
524 */
89ff05ec 525static int phy_disable_interrupts(struct phy_device *phydev)
00db8189
AF
526{
527 int err;
528
529 /* Disable PHY interrupts */
530 err = phy_config_interrupt(phydev, PHY_INTERRUPT_DISABLED);
00db8189
AF
531 if (err)
532 goto phy_err;
533
534 /* Clear the interrupt */
535 err = phy_clear_interrupt(phydev);
00db8189
AF
536 if (err)
537 goto phy_err;
538
539 return 0;
540
541phy_err:
542 phy_error(phydev);
543
544 return err;
545}
e1393456 546
b3df0da8
RD
547/**
548 * phy_start_interrupts - request and enable interrupts for a PHY device
549 * @phydev: target phy_device struct
e1393456 550 *
b3df0da8
RD
551 * Description: Request the interrupt for the given PHY.
552 * If this fails, then we set irq to PHY_POLL.
e1393456 553 * Otherwise, we enable the interrupts in the PHY.
e1393456 554 * This should only be called with a valid IRQ number.
b3df0da8 555 * Returns 0 on success or < 0 on error.
e1393456
AF
556 */
557int phy_start_interrupts(struct phy_device *phydev)
558{
0ac49527 559 atomic_set(&phydev->irq_disable, 0);
33c133cc
SS
560 if (request_irq(phydev->irq, phy_interrupt, 0, "phy_interrupt",
561 phydev) < 0) {
8d242488
JP
562 pr_warn("%s: Can't get IRQ %d (PHY)\n",
563 phydev->bus->name, phydev->irq);
e1393456
AF
564 phydev->irq = PHY_POLL;
565 return 0;
566 }
567
e62a768f 568 return phy_enable_interrupts(phydev);
e1393456
AF
569}
570EXPORT_SYMBOL(phy_start_interrupts);
571
b3df0da8
RD
572/**
573 * phy_stop_interrupts - disable interrupts from a PHY device
574 * @phydev: target phy_device struct
575 */
e1393456
AF
576int phy_stop_interrupts(struct phy_device *phydev)
577{
553fe92b 578 int err = phy_disable_interrupts(phydev);
e1393456
AF
579
580 if (err)
581 phy_error(phydev);
582
0ac49527
MR
583 free_irq(phydev->irq, phydev);
584
2f53e904 585 /* Cannot call flush_scheduled_work() here as desired because
0ac49527
MR
586 * of rtnl_lock(), but we do not really care about what would
587 * be done, except from enable_irq(), so cancel any work
588 * possibly pending and take care of the matter below.
3c3070d7 589 */
28e53bdd 590 cancel_work_sync(&phydev->phy_queue);
2f53e904 591 /* If work indeed has been cancelled, disable_irq() will have
0ac49527
MR
592 * been left unbalanced from phy_interrupt() and enable_irq()
593 * has to be called so that other devices on the line work.
594 */
595 while (atomic_dec_return(&phydev->irq_disable) >= 0)
596 enable_irq(phydev->irq);
e1393456
AF
597
598 return err;
599}
600EXPORT_SYMBOL(phy_stop_interrupts);
601
b3df0da8
RD
602/**
603 * phy_change - Scheduled by the phy_interrupt/timer to handle PHY changes
604 * @work: work_struct that describes the work to be done
605 */
5ea94e76 606void phy_change(struct work_struct *work)
e1393456 607{
c4028958
DH
608 struct phy_device *phydev =
609 container_of(work, struct phy_device, phy_queue);
e1393456 610
a8729eb3
AG
611 if (phydev->drv->did_interrupt &&
612 !phydev->drv->did_interrupt(phydev))
613 goto ignore;
614
e62a768f 615 if (phy_disable_interrupts(phydev))
e1393456
AF
616 goto phy_err;
617
35b5f6b1 618 mutex_lock(&phydev->lock);
e1393456
AF
619 if ((PHY_RUNNING == phydev->state) || (PHY_NOLINK == phydev->state))
620 phydev->state = PHY_CHANGELINK;
35b5f6b1 621 mutex_unlock(&phydev->lock);
e1393456 622
0ac49527 623 atomic_dec(&phydev->irq_disable);
e1393456
AF
624 enable_irq(phydev->irq);
625
626 /* Reenable interrupts */
e62a768f
SS
627 if (PHY_HALTED != phydev->state &&
628 phy_config_interrupt(phydev, PHY_INTERRUPT_ENABLED))
e1393456
AF
629 goto irq_enable_err;
630
a390d1f3
MS
631 /* reschedule state queue work to run as soon as possible */
632 cancel_delayed_work_sync(&phydev->state_queue);
bbb47bde 633 queue_delayed_work(system_power_efficient_wq, &phydev->state_queue, 0);
e1393456
AF
634 return;
635
a8729eb3
AG
636ignore:
637 atomic_dec(&phydev->irq_disable);
638 enable_irq(phydev->irq);
639 return;
640
e1393456
AF
641irq_enable_err:
642 disable_irq(phydev->irq);
0ac49527 643 atomic_inc(&phydev->irq_disable);
e1393456
AF
644phy_err:
645 phy_error(phydev);
646}
647
b3df0da8
RD
648/**
649 * phy_stop - Bring down the PHY link, and stop checking the status
650 * @phydev: target phy_device struct
651 */
e1393456
AF
652void phy_stop(struct phy_device *phydev)
653{
35b5f6b1 654 mutex_lock(&phydev->lock);
e1393456
AF
655
656 if (PHY_HALTED == phydev->state)
657 goto out_unlock;
658
2c7b4921 659 if (phy_interrupt_is_valid(phydev)) {
e1393456
AF
660 /* Disable PHY Interrupts */
661 phy_config_interrupt(phydev, PHY_INTERRUPT_DISABLED);
e1393456 662
3c3070d7
MR
663 /* Clear any pending interrupts */
664 phy_clear_interrupt(phydev);
665 }
e1393456 666
6daf6531
MR
667 phydev->state = PHY_HALTED;
668
e1393456 669out_unlock:
35b5f6b1 670 mutex_unlock(&phydev->lock);
3c3070d7 671
2f53e904 672 /* Cannot call flush_scheduled_work() here as desired because
3c3070d7
MR
673 * of rtnl_lock(), but PHY_HALTED shall guarantee phy_change()
674 * will not reenable interrupts.
675 */
e1393456 676}
2f53e904 677EXPORT_SYMBOL(phy_stop);
e1393456 678
b3df0da8
RD
679/**
680 * phy_start - start or restart a PHY device
681 * @phydev: target phy_device struct
e1393456 682 *
b3df0da8 683 * Description: Indicates the attached device's readiness to
e1393456
AF
684 * handle PHY-related work. Used during startup to start the
685 * PHY, and after a call to phy_stop() to resume operation.
686 * Also used to indicate the MDIO bus has cleared an error
687 * condition.
688 */
689void phy_start(struct phy_device *phydev)
690{
35b5f6b1 691 mutex_lock(&phydev->lock);
e1393456
AF
692
693 switch (phydev->state) {
e109374f
FF
694 case PHY_STARTING:
695 phydev->state = PHY_PENDING;
696 break;
697 case PHY_READY:
698 phydev->state = PHY_UP;
699 break;
700 case PHY_HALTED:
701 phydev->state = PHY_RESUMING;
702 default:
703 break;
e1393456 704 }
35b5f6b1 705 mutex_unlock(&phydev->lock);
e1393456 706}
e1393456 707EXPORT_SYMBOL(phy_start);
67c4f3fa 708
35b5f6b1
NC
709/**
710 * phy_state_machine - Handle the state machine
711 * @work: work_struct that describes the work to be done
35b5f6b1 712 */
4f9c85a1 713void phy_state_machine(struct work_struct *work)
00db8189 714{
bf6aede7 715 struct delayed_work *dwork = to_delayed_work(work);
35b5f6b1 716 struct phy_device *phydev =
a390d1f3 717 container_of(dwork, struct phy_device, state_queue);
6e14a5ee 718 bool needs_aneg = false, do_suspend = false, do_resume = false;
00db8189
AF
719 int err = 0;
720
35b5f6b1 721 mutex_lock(&phydev->lock);
00db8189 722
e109374f
FF
723 switch (phydev->state) {
724 case PHY_DOWN:
725 case PHY_STARTING:
726 case PHY_READY:
727 case PHY_PENDING:
728 break;
729 case PHY_UP:
6e14a5ee 730 needs_aneg = true;
00db8189 731
e109374f
FF
732 phydev->link_timeout = PHY_AN_TIMEOUT;
733
734 break;
735 case PHY_AN:
736 err = phy_read_status(phydev);
e109374f 737 if (err < 0)
00db8189 738 break;
6b655529 739
2f53e904 740 /* If the link is down, give up on negotiation for now */
e109374f
FF
741 if (!phydev->link) {
742 phydev->state = PHY_NOLINK;
743 netif_carrier_off(phydev->attached_dev);
744 phydev->adjust_link(phydev->attached_dev);
745 break;
746 }
6b655529 747
2f53e904 748 /* Check if negotiation is done. Break if there's an error */
e109374f
FF
749 err = phy_aneg_done(phydev);
750 if (err < 0)
751 break;
6b655529 752
e109374f
FF
753 /* If AN is done, we're running */
754 if (err > 0) {
755 phydev->state = PHY_RUNNING;
756 netif_carrier_on(phydev->attached_dev);
757 phydev->adjust_link(phydev->attached_dev);
00db8189 758
fa8cddaf 759 } else if (0 == phydev->link_timeout--)
6e14a5ee 760 needs_aneg = true;
e109374f
FF
761 break;
762 case PHY_NOLINK:
763 err = phy_read_status(phydev);
e109374f 764 if (err)
00db8189 765 break;
00db8189 766
e109374f 767 if (phydev->link) {
e46e08b8
BK
768 if (AUTONEG_ENABLE == phydev->autoneg) {
769 err = phy_aneg_done(phydev);
770 if (err < 0)
771 break;
772
773 if (!err) {
774 phydev->state = PHY_AN;
775 phydev->link_timeout = PHY_AN_TIMEOUT;
776 break;
777 }
778 }
e109374f
FF
779 phydev->state = PHY_RUNNING;
780 netif_carrier_on(phydev->attached_dev);
781 phydev->adjust_link(phydev->attached_dev);
782 }
783 break;
784 case PHY_FORCING:
785 err = genphy_update_link(phydev);
e109374f 786 if (err)
00db8189 787 break;
00db8189 788
e109374f
FF
789 if (phydev->link) {
790 phydev->state = PHY_RUNNING;
791 netif_carrier_on(phydev->attached_dev);
792 } else {
793 if (0 == phydev->link_timeout--)
6e14a5ee 794 needs_aneg = true;
e109374f 795 }
00db8189 796
e109374f
FF
797 phydev->adjust_link(phydev->attached_dev);
798 break;
799 case PHY_RUNNING:
800 /* Only register a CHANGE if we are
801 * polling or ignoring interrupts
802 */
803 if (!phy_interrupt_is_valid(phydev))
804 phydev->state = PHY_CHANGELINK;
805 break;
806 case PHY_CHANGELINK:
807 err = phy_read_status(phydev);
e109374f 808 if (err)
00db8189 809 break;
00db8189 810
e109374f
FF
811 if (phydev->link) {
812 phydev->state = PHY_RUNNING;
813 netif_carrier_on(phydev->attached_dev);
814 } else {
815 phydev->state = PHY_NOLINK;
816 netif_carrier_off(phydev->attached_dev);
817 }
00db8189 818
e109374f 819 phydev->adjust_link(phydev->attached_dev);
00db8189 820
e109374f
FF
821 if (phy_interrupt_is_valid(phydev))
822 err = phy_config_interrupt(phydev,
2f53e904 823 PHY_INTERRUPT_ENABLED);
e109374f
FF
824 break;
825 case PHY_HALTED:
826 if (phydev->link) {
827 phydev->link = 0;
828 netif_carrier_off(phydev->attached_dev);
00db8189 829 phydev->adjust_link(phydev->attached_dev);
6e14a5ee 830 do_suspend = true;
e109374f
FF
831 }
832 break;
833 case PHY_RESUMING:
e109374f 834 err = phy_clear_interrupt(phydev);
e109374f
FF
835 if (err)
836 break;
00db8189 837
2f53e904 838 err = phy_config_interrupt(phydev, PHY_INTERRUPT_ENABLED);
e109374f
FF
839 if (err)
840 break;
00db8189 841
e109374f
FF
842 if (AUTONEG_ENABLE == phydev->autoneg) {
843 err = phy_aneg_done(phydev);
844 if (err < 0)
00db8189
AF
845 break;
846
e109374f 847 /* err > 0 if AN is done.
2f53e904
SS
848 * Otherwise, it's 0, and we're still waiting for AN
849 */
e109374f 850 if (err > 0) {
42caa074
WF
851 err = phy_read_status(phydev);
852 if (err)
853 break;
854
855 if (phydev->link) {
856 phydev->state = PHY_RUNNING;
857 netif_carrier_on(phydev->attached_dev);
2f53e904 858 } else {
42caa074 859 phydev->state = PHY_NOLINK;
2f53e904 860 }
42caa074 861 phydev->adjust_link(phydev->attached_dev);
e109374f
FF
862 } else {
863 phydev->state = PHY_AN;
864 phydev->link_timeout = PHY_AN_TIMEOUT;
42caa074 865 }
e109374f
FF
866 } else {
867 err = phy_read_status(phydev);
868 if (err)
869 break;
870
871 if (phydev->link) {
872 phydev->state = PHY_RUNNING;
873 netif_carrier_on(phydev->attached_dev);
2f53e904 874 } else {
e109374f 875 phydev->state = PHY_NOLINK;
2f53e904 876 }
e109374f
FF
877 phydev->adjust_link(phydev->attached_dev);
878 }
6e14a5ee 879 do_resume = true;
e109374f 880 break;
00db8189
AF
881 }
882
35b5f6b1 883 mutex_unlock(&phydev->lock);
00db8189
AF
884
885 if (needs_aneg)
886 err = phy_start_aneg(phydev);
6e14a5ee 887 else if (do_suspend)
be9dad1f 888 phy_suspend(phydev);
6e14a5ee
ZG
889 else if (do_resume)
890 phy_resume(phydev);
be9dad1f 891
00db8189
AF
892 if (err < 0)
893 phy_error(phydev);
894
bbb47bde 895 queue_delayed_work(system_power_efficient_wq, &phydev->state_queue,
2f53e904 896 PHY_STATE_TIME * HZ);
35b5f6b1 897}
a59a4d19 898
5ea94e76
FF
899void phy_mac_interrupt(struct phy_device *phydev, int new_link)
900{
901 cancel_work_sync(&phydev->phy_queue);
902 phydev->link = new_link;
903 schedule_work(&phydev->phy_queue);
904}
905EXPORT_SYMBOL(phy_mac_interrupt);
906
a59a4d19
GC
907static inline void mmd_phy_indirect(struct mii_bus *bus, int prtad, int devad,
908 int addr)
909{
910 /* Write the desired MMD Devad */
911 bus->write(bus, addr, MII_MMD_CTRL, devad);
912
913 /* Write the desired MMD register address */
914 bus->write(bus, addr, MII_MMD_DATA, prtad);
915
916 /* Select the Function : DATA with no post increment */
917 bus->write(bus, addr, MII_MMD_CTRL, (devad | MII_MMD_CTRL_NOINCR));
918}
919
920/**
921 * phy_read_mmd_indirect - reads data from the MMD registers
922 * @bus: the target MII bus
923 * @prtad: MMD Address
924 * @devad: MMD DEVAD
925 * @addr: PHY address on the MII bus
926 *
927 * Description: it reads data from the MMD registers (clause 22 to access to
928 * clause 45) of the specified phy address.
929 * To read these register we have:
930 * 1) Write reg 13 // DEVAD
931 * 2) Write reg 14 // MMD Address
932 * 3) Write reg 13 // MMD Data Command for MMD DEVAD
933 * 3) Read reg 14 // Read MMD data
934 */
935static int phy_read_mmd_indirect(struct mii_bus *bus, int prtad, int devad,
936 int addr)
937{
a59a4d19
GC
938 mmd_phy_indirect(bus, prtad, devad, addr);
939
940 /* Read the content of the MMD's selected register */
e62a768f 941 return bus->read(bus, addr, MII_MMD_DATA);
a59a4d19
GC
942}
943
944/**
945 * phy_write_mmd_indirect - writes data to the MMD registers
946 * @bus: the target MII bus
947 * @prtad: MMD Address
948 * @devad: MMD DEVAD
949 * @addr: PHY address on the MII bus
950 * @data: data to write in the MMD register
951 *
952 * Description: Write data from the MMD registers of the specified
953 * phy address.
954 * To write these register we have:
955 * 1) Write reg 13 // DEVAD
956 * 2) Write reg 14 // MMD Address
957 * 3) Write reg 13 // MMD Data Command for MMD DEVAD
958 * 3) Write reg 14 // Write MMD data
959 */
960static void phy_write_mmd_indirect(struct mii_bus *bus, int prtad, int devad,
961 int addr, u32 data)
962{
963 mmd_phy_indirect(bus, prtad, devad, addr);
964
965 /* Write the data into MMD's selected register */
966 bus->write(bus, addr, MII_MMD_DATA, data);
967}
968
a59a4d19
GC
969/**
970 * phy_init_eee - init and check the EEE feature
971 * @phydev: target phy_device struct
972 * @clk_stop_enable: PHY may stop the clock during LPI
973 *
974 * Description: it checks if the Energy-Efficient Ethernet (EEE)
975 * is supported by looking at the MMD registers 3.20 and 7.60/61
976 * and it programs the MMD register 3.0 setting the "Clock stop enable"
977 * bit if required.
978 */
979int phy_init_eee(struct phy_device *phydev, bool clk_stop_enable)
980{
a59a4d19
GC
981 /* According to 802.3az,the EEE is supported only in full duplex-mode.
982 * Also EEE feature is active when core is operating with MII, GMII
983 * or RGMII.
984 */
985 if ((phydev->duplex == DUPLEX_FULL) &&
986 ((phydev->interface == PHY_INTERFACE_MODE_MII) ||
987 (phydev->interface == PHY_INTERFACE_MODE_GMII) ||
988 (phydev->interface == PHY_INTERFACE_MODE_RGMII))) {
989 int eee_lp, eee_cap, eee_adv;
990 u32 lp, cap, adv;
4ae6e50c
BH
991 int status;
992 unsigned int idx;
a59a4d19
GC
993
994 /* Read phy status to properly get the right settings */
995 status = phy_read_status(phydev);
996 if (status)
997 return status;
998
999 /* First check if the EEE ability is supported */
1000 eee_cap = phy_read_mmd_indirect(phydev->bus, MDIO_PCS_EEE_ABLE,
1001 MDIO_MMD_PCS, phydev->addr);
1002 if (eee_cap < 0)
1003 return eee_cap;
1004
b32607dd 1005 cap = mmd_eee_cap_to_ethtool_sup_t(eee_cap);
a59a4d19 1006 if (!cap)
e62a768f 1007 return -EPROTONOSUPPORT;
a59a4d19
GC
1008
1009 /* Check which link settings negotiated and verify it in
1010 * the EEE advertising registers.
1011 */
1012 eee_lp = phy_read_mmd_indirect(phydev->bus, MDIO_AN_EEE_LPABLE,
1013 MDIO_MMD_AN, phydev->addr);
1014 if (eee_lp < 0)
1015 return eee_lp;
1016
1017 eee_adv = phy_read_mmd_indirect(phydev->bus, MDIO_AN_EEE_ADV,
1018 MDIO_MMD_AN, phydev->addr);
1019 if (eee_adv < 0)
1020 return eee_adv;
1021
b32607dd
AB
1022 adv = mmd_eee_adv_to_ethtool_adv_t(eee_adv);
1023 lp = mmd_eee_adv_to_ethtool_adv_t(eee_lp);
a59a4d19 1024 idx = phy_find_setting(phydev->speed, phydev->duplex);
9a9c56cb 1025 if (!(lp & adv & settings[idx].setting))
e62a768f 1026 return -EPROTONOSUPPORT;
a59a4d19
GC
1027
1028 if (clk_stop_enable) {
1029 /* Configure the PHY to stop receiving xMII
1030 * clock while it is signaling LPI.
1031 */
1032 int val = phy_read_mmd_indirect(phydev->bus, MDIO_CTRL1,
1033 MDIO_MMD_PCS,
1034 phydev->addr);
1035 if (val < 0)
1036 return val;
1037
1038 val |= MDIO_PCS_CTRL1_CLKSTOP_EN;
1039 phy_write_mmd_indirect(phydev->bus, MDIO_CTRL1,
1040 MDIO_MMD_PCS, phydev->addr, val);
1041 }
1042
e62a768f 1043 return 0; /* EEE supported */
a59a4d19
GC
1044 }
1045
e62a768f 1046 return -EPROTONOSUPPORT;
a59a4d19
GC
1047}
1048EXPORT_SYMBOL(phy_init_eee);
1049
1050/**
1051 * phy_get_eee_err - report the EEE wake error count
1052 * @phydev: target phy_device struct
1053 *
1054 * Description: it is to report the number of time where the PHY
1055 * failed to complete its normal wake sequence.
1056 */
1057int phy_get_eee_err(struct phy_device *phydev)
1058{
1059 return phy_read_mmd_indirect(phydev->bus, MDIO_PCS_EEE_WK_ERR,
1060 MDIO_MMD_PCS, phydev->addr);
a59a4d19
GC
1061}
1062EXPORT_SYMBOL(phy_get_eee_err);
1063
1064/**
1065 * phy_ethtool_get_eee - get EEE supported and status
1066 * @phydev: target phy_device struct
1067 * @data: ethtool_eee data
1068 *
1069 * Description: it reportes the Supported/Advertisement/LP Advertisement
1070 * capabilities.
1071 */
1072int phy_ethtool_get_eee(struct phy_device *phydev, struct ethtool_eee *data)
1073{
1074 int val;
1075
1076 /* Get Supported EEE */
1077 val = phy_read_mmd_indirect(phydev->bus, MDIO_PCS_EEE_ABLE,
1078 MDIO_MMD_PCS, phydev->addr);
1079 if (val < 0)
1080 return val;
b32607dd 1081 data->supported = mmd_eee_cap_to_ethtool_sup_t(val);
a59a4d19
GC
1082
1083 /* Get advertisement EEE */
1084 val = phy_read_mmd_indirect(phydev->bus, MDIO_AN_EEE_ADV,
1085 MDIO_MMD_AN, phydev->addr);
1086 if (val < 0)
1087 return val;
b32607dd 1088 data->advertised = mmd_eee_adv_to_ethtool_adv_t(val);
a59a4d19
GC
1089
1090 /* Get LP advertisement EEE */
1091 val = phy_read_mmd_indirect(phydev->bus, MDIO_AN_EEE_LPABLE,
1092 MDIO_MMD_AN, phydev->addr);
1093 if (val < 0)
1094 return val;
b32607dd 1095 data->lp_advertised = mmd_eee_adv_to_ethtool_adv_t(val);
a59a4d19
GC
1096
1097 return 0;
1098}
1099EXPORT_SYMBOL(phy_ethtool_get_eee);
1100
1101/**
1102 * phy_ethtool_set_eee - set EEE supported and status
1103 * @phydev: target phy_device struct
1104 * @data: ethtool_eee data
1105 *
1106 * Description: it is to program the Advertisement EEE register.
1107 */
1108int phy_ethtool_set_eee(struct phy_device *phydev, struct ethtool_eee *data)
1109{
553fe92b 1110 int val = ethtool_adv_to_mmd_eee_adv_t(data->advertised);
a59a4d19 1111
a59a4d19
GC
1112 phy_write_mmd_indirect(phydev->bus, MDIO_AN_EEE_ADV, MDIO_MMD_AN,
1113 phydev->addr, val);
1114
1115 return 0;
1116}
1117EXPORT_SYMBOL(phy_ethtool_set_eee);
42e836eb
MS
1118
1119int phy_ethtool_set_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol)
1120{
1121 if (phydev->drv->set_wol)
1122 return phydev->drv->set_wol(phydev, wol);
1123
1124 return -EOPNOTSUPP;
1125}
1126EXPORT_SYMBOL(phy_ethtool_set_wol);
1127
1128void phy_ethtool_get_wol(struct phy_device *phydev, struct ethtool_wolinfo *wol)
1129{
1130 if (phydev->drv->get_wol)
1131 phydev->drv->get_wol(phydev, wol);
1132}
1133EXPORT_SYMBOL(phy_ethtool_get_wol);