projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] Add rapidio net driver
[linux-2.6-block.git] / drivers / net / pcnet32.c
CommitLineData
1da177e4
LT		 1/* pcnet32.c: An AMD PCnet32 ethernet driver for linux. */
2/*
3 * Copyright 1996-1999 Thomas Bogendoerfer
4 *
5 * Derived from the lance driver written 1993,1994,1995 by Donald Becker.
6 *
7 * Copyright 1993 United States Government as represented by the
8 * Director, National Security Agency.
9 *
10 * This software may be used and distributed according to the terms
11 * of the GNU General Public License, incorporated herein by reference.
12 *
13 * This driver is for PCnet32 and PCnetPCI based ethercards
14 */
15/**************************************************************************
16 * 23 Oct, 2000.
17 * Fixed a few bugs, related to running the controller in 32bit mode.
18 *
19 * Carsten Langgaard, carstenl@mips.com
20 * Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved.
21 *
22 *************************************************************************/
23
24#define DRV_NAME "pcnet32"
1bcd3153
DF		 25#define DRV_VERSION "1.30j"
26#define DRV_RELDATE "29.04.2005"
1da177e4
LT		 27#define PFX DRV_NAME ": "
28
29static const char *version =
30DRV_NAME ".c:v" DRV_VERSION " " DRV_RELDATE " tsbogend@alpha.franken.de\n";
31
32#include <linux/module.h>
33#include <linux/kernel.h>
34#include <linux/string.h>
35#include <linux/errno.h>
36#include <linux/ioport.h>
37#include <linux/slab.h>
38#include <linux/interrupt.h>
39#include <linux/pci.h>
40#include <linux/delay.h>
41#include <linux/init.h>
42#include <linux/ethtool.h>
43#include <linux/mii.h>
44#include <linux/crc32.h>
45#include <linux/netdevice.h>
46#include <linux/etherdevice.h>
47#include <linux/skbuff.h>
48#include <linux/spinlock.h>
49#include <linux/moduleparam.h>
50#include <linux/bitops.h>
51
52#include <asm/dma.h>
53#include <asm/io.h>
54#include <asm/uaccess.h>
55#include <asm/irq.h>
56
57/*
58 * PCI device identifiers for "new style" Linux PCI Device Drivers
59 */
60static struct pci_device_id pcnet32_pci_tbl[] = {
61 { PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_LANCE_HOME, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
62 { PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_LANCE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
63 /*
64 * Adapters that were sold with IBM's RS/6000 or pSeries hardware have
65 * the incorrect vendor id.
66 */
67 { PCI_VENDOR_ID_TRIDENT, PCI_DEVICE_ID_AMD_LANCE, PCI_ANY_ID, PCI_ANY_ID,
68 PCI_CLASS_NETWORK_ETHERNET << 8, 0xffff00, 0 },
69 { 0, }
70};
71
72MODULE_DEVICE_TABLE (pci, pcnet32_pci_tbl);
73
74static int cards_found;
75
76/*
77 * VLB I/O addresses
78 */
79static unsigned int pcnet32_portlist[] __initdata =
80 { 0x300, 0x320, 0x340, 0x360, 0 };
81
82
83
84static int pcnet32_debug = 0;
85static int tx_start = 1; /* Mapping -- 0:20, 1:64, 2:128, 3:~220 (depends on chip vers) */
86static int pcnet32vlb; /* check for VLB cards ? */
87
88static struct net_device *pcnet32_dev;
89
90static int max_interrupt_work = 2;
91static int rx_copybreak = 200;
92
93#define PCNET32_PORT_AUI 0x00
94#define PCNET32_PORT_10BT 0x01
95#define PCNET32_PORT_GPSI 0x02
96#define PCNET32_PORT_MII 0x03
97
98#define PCNET32_PORT_PORTSEL 0x03
99#define PCNET32_PORT_ASEL 0x04
100#define PCNET32_PORT_100 0x40
101#define PCNET32_PORT_FD 0x80
102
103#define PCNET32_DMA_MASK 0xffffffff
104
105#define PCNET32_WATCHDOG_TIMEOUT (jiffies + (2 * HZ))
106#define PCNET32_BLINK_TIMEOUT (jiffies + (HZ/4))
107
108/*
109 * table to translate option values from tulip
110 * to internal options
111 */
112static unsigned char options_mapping[] = {
113 PCNET32_PORT_ASEL, /* 0 Auto-select */
114 PCNET32_PORT_AUI, /* 1 BNC/AUI */
115 PCNET32_PORT_AUI, /* 2 AUI/BNC */
116 PCNET32_PORT_ASEL, /* 3 not supported */
117 PCNET32_PORT_10BT | PCNET32_PORT_FD, /* 4 10baseT-FD */
118 PCNET32_PORT_ASEL, /* 5 not supported */
119 PCNET32_PORT_ASEL, /* 6 not supported */
120 PCNET32_PORT_ASEL, /* 7 not supported */
121 PCNET32_PORT_ASEL, /* 8 not supported */
122 PCNET32_PORT_MII, /* 9 MII 10baseT */
123 PCNET32_PORT_MII | PCNET32_PORT_FD, /* 10 MII 10baseT-FD */
124 PCNET32_PORT_MII, /* 11 MII (autosel) */
125 PCNET32_PORT_10BT, /* 12 10BaseT */
126 PCNET32_PORT_MII | PCNET32_PORT_100, /* 13 MII 100BaseTx */
127 PCNET32_PORT_MII | PCNET32_PORT_100 | PCNET32_PORT_FD, /* 14 MII 100BaseTx-FD */
128 PCNET32_PORT_ASEL /* 15 not supported */
129};
130
131static const char pcnet32_gstrings_test[][ETH_GSTRING_LEN] = {
132 "Loopback test (offline)"
133};
134#define PCNET32_TEST_LEN (sizeof(pcnet32_gstrings_test) / ETH_GSTRING_LEN)
135
136#define PCNET32_NUM_REGS 168
137
138#define MAX_UNITS 8 /* More are supported, limit only on options */
139static int options[MAX_UNITS];
140static int full_duplex[MAX_UNITS];
141static int homepna[MAX_UNITS];
142
143/*
144 * Theory of Operation
145 *
146 * This driver uses the same software structure as the normal lance
147 * driver. So look for a verbose description in lance.c. The differences
148 * to the normal lance driver is the use of the 32bit mode of PCnet32
149 * and PCnetPCI chips. Because these chips are 32bit chips, there is no
150 * 16MB limitation and we don't need bounce buffers.
151 */
152
153/*
154 * History:
155 * v0.01: Initial version
156 * only tested on Alpha Noname Board
157 * v0.02: changed IRQ handling for new interrupt scheme (dev_id)
158 * tested on a ASUS SP3G
159 * v0.10: fixed an odd problem with the 79C974 in a Compaq Deskpro XL
160 * looks like the 974 doesn't like stopping and restarting in a
161 * short period of time; now we do a reinit of the lance; the
162 * bug was triggered by doing ifconfig eth0 <ip> broadcast <addr>
163 * and hangs the machine (thanks to Klaus Liedl for debugging)
164 * v0.12: by suggestion from Donald Becker: Renamed driver to pcnet32,
165 * made it standalone (no need for lance.c)
166 * v0.13: added additional PCI detecting for special PCI devices (Compaq)
167 * v0.14: stripped down additional PCI probe (thanks to David C Niemi
168 * and sveneric@xs4all.nl for testing this on their Compaq boxes)
169 * v0.15: added 79C965 (VLB) probe
170 * added interrupt sharing for PCI chips
171 * v0.16: fixed set_multicast_list on Alpha machines
172 * v0.17: removed hack from dev.c; now pcnet32 uses ethif_probe in Space.c
173 * v0.19: changed setting of autoselect bit
174 * v0.20: removed additional Compaq PCI probe; there is now a working one
175 * in arch/i386/bios32.c
176 * v0.21: added endian conversion for ppc, from work by cort@cs.nmt.edu
177 * v0.22: added printing of status to ring dump
178 * v0.23: changed enet_statistics to net_devive_stats
179 * v0.90: added multicast filter
180 * added module support
181 * changed irq probe to new style
182 * added PCnetFast chip id
183 * added fix for receive stalls with Intel saturn chipsets
184 * added in-place rx skbs like in the tulip driver
185 * minor cleanups
186 * v0.91: added PCnetFast+ chip id
187 * back port to 2.0.x
188 * v1.00: added some stuff from Donald Becker's 2.0.34 version
189 * added support for byte counters in net_dev_stats
190 * v1.01: do ring dumps, only when debugging the driver
191 * increased the transmit timeout
192 * v1.02: fixed memory leak in pcnet32_init_ring()
193 * v1.10: workaround for stopped transmitter
194 * added port selection for modules
195 * detect special T1/E1 WAN card and setup port selection
196 * v1.11: fixed wrong checking of Tx errors
197 * v1.20: added check of return value kmalloc (cpeterso@cs.washington.edu)
198 * added save original kmalloc addr for freeing (mcr@solidum.com)
199 * added support for PCnetHome chip (joe@MIT.EDU)
200 * rewritten PCI card detection
201 * added dwio mode to get driver working on some PPC machines
202 * v1.21: added mii selection and mii ioctl
203 * v1.22: changed pci scanning code to make PPC people happy
204 * fixed switching to 32bit mode in pcnet32_open() (thanks
205 * to Michael Richard <mcr@solidum.com> for noticing this one)
206 * added sub vendor/device id matching (thanks again to
207 * Michael Richard <mcr@solidum.com>)
208 * added chip id for 79c973/975 (thanks to Zach Brown <zab@zabbo.net>)
209 * v1.23 fixed small bug, when manual selecting MII speed/duplex
210 * v1.24 Applied Thomas' patch to use TxStartPoint and thus decrease TxFIFO
211 * underflows. Added tx_start_pt module parameter. Increased
212 * TX_RING_SIZE from 16 to 32. Added #ifdef'd code to use DXSUFLO
213 * for FAST[+] chipsets. <kaf@fc.hp.com>
214 * v1.24ac Added SMP spinlocking - Alan Cox <alan@redhat.com>
215 * v1.25kf Added No Interrupt on successful Tx for some Tx's <kaf@fc.hp.com>
216 * v1.26 Converted to pci_alloc_consistent, Jamey Hicks / George France
217 * <jamey@crl.dec.com>
218 * - Fixed a few bugs, related to running the controller in 32bit mode.
219 * 23 Oct, 2000. Carsten Langgaard, carstenl@mips.com
220 * Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved.
221 * v1.26p Fix oops on rmmod+insmod; plug i/o resource leak - Paul Gortmaker
222 * v1.27 improved CSR/PROM address detection, lots of cleanups,
223 * new pcnet32vlb module option, HP-PARISC support,
224 * added module parameter descriptions,
225 * initial ethtool support - Helge Deller <deller@gmx.de>
226 * v1.27a Sun Feb 10 2002 Go Taniguchi <go@turbolinux.co.jp>
227 * use alloc_etherdev and register_netdev
228 * fix pci probe not increment cards_found
229 * FD auto negotiate error workaround for xSeries250
230 * clean up and using new mii module
231 * v1.27b Sep 30 2002 Kent Yoder <yoder1@us.ibm.com>
232 * Added timer for cable connection state changes.
233 * v1.28 20 Feb 2004 Don Fry <brazilnut@us.ibm.com>
234 * Jon Mason <jonmason@us.ibm.com>, Chinmay Albal <albal@in.ibm.com>
235 * Now uses ethtool_ops, netif_msg_* and generic_mii_ioctl.
236 * Fixes bogus 'Bus master arbitration failure', pci_[un]map_single
237 * length errors, and transmit hangs. Cleans up after errors in open.
238 * Jim Lewis <jklewis@us.ibm.com> added ethernet loopback test.
239 * Thomas Munck Steenholdt <tmus@tmus.dk> non-mii ioctl corrections.
240 * v1.29 6 Apr 2004 Jim Lewis <jklewis@us.ibm.com> added physical
241 * identification code (blink led's) and register dump.
242 * Don Fry added timer for 971/972 so skbufs don't remain on tx ring
243 * forever.
244 * v1.30 18 May 2004 Don Fry removed timer and Last Transmit Interrupt
245 * (ltint) as they added complexity and didn't give good throughput.
246 * v1.30a 22 May 2004 Don Fry limit frames received during interrupt.
247 * v1.30b 24 May 2004 Don Fry fix bogus tx carrier errors with 79c973,
248 * assisted by Bruce Penrod <bmpenrod@endruntechnologies.com>.
249 * v1.30c 25 May 2004 Don Fry added netif_wake_queue after pcnet32_restart.
250 * v1.30d 01 Jun 2004 Don Fry discard oversize rx packets.
251 * v1.30e 11 Jun 2004 Don Fry recover after fifo error and rx hang.
252 * v1.30f 16 Jun 2004 Don Fry cleanup IRQ to allow 0 and 1 for PCI,
253 * expanding on suggestions from Ralf Baechle <ralf@linux-mips.org>,
254 * and Brian Murphy <brian@murphy.dk>.
255 * v1.30g 22 Jun 2004 Patrick Simmons <psimmons@flash.net> added option
256 * homepna for selecting HomePNA mode for PCNet/Home 79C978.
257 * v1.30h 24 Jun 2004 Don Fry correctly select auto, speed, duplex in bcr32.
258 * v1.30i 28 Jun 2004 Don Fry change to use module_param.
1bcd3153 259 * v1.30j 29 Apr 2005 Don Fry fix skb/map leak with loopback test.
1da177e4
LT		 260 */
261
262
263/*
264 * Set the number of Tx and Rx buffers, using Log_2(# buffers).
265 * Reasonable default values are 4 Tx buffers, and 16 Rx buffers.
266 * That translates to 2 (4 == 2^^2) and 4 (16 == 2^^4).
267 */
268#ifndef PCNET32_LOG_TX_BUFFERS
269#define PCNET32_LOG_TX_BUFFERS 4
270#define PCNET32_LOG_RX_BUFFERS 5
271#endif
272
273#define TX_RING_SIZE (1 << (PCNET32_LOG_TX_BUFFERS))
274#define TX_RING_MOD_MASK (TX_RING_SIZE - 1)
275#define TX_RING_LEN_BITS ((PCNET32_LOG_TX_BUFFERS) << 12)
276
277#define RX_RING_SIZE (1 << (PCNET32_LOG_RX_BUFFERS))
278#define RX_RING_MOD_MASK (RX_RING_SIZE - 1)
279#define RX_RING_LEN_BITS ((PCNET32_LOG_RX_BUFFERS) << 4)
280
281#define PKT_BUF_SZ 1544
282
283/* Offsets from base I/O address. */
284#define PCNET32_WIO_RDP 0x10
285#define PCNET32_WIO_RAP 0x12
286#define PCNET32_WIO_RESET 0x14
287#define PCNET32_WIO_BDP 0x16
288
289#define PCNET32_DWIO_RDP 0x10
290#define PCNET32_DWIO_RAP 0x14
291#define PCNET32_DWIO_RESET 0x18
292#define PCNET32_DWIO_BDP 0x1C
293
294#define PCNET32_TOTAL_SIZE 0x20
295
296/* The PCNET32 Rx and Tx ring descriptors. */
297struct pcnet32_rx_head {
298 u32 base;
299 s16 buf_length;
300 s16 status;
301 u32 msg_length;
302 u32 reserved;
303};
304
305struct pcnet32_tx_head {
306 u32 base;
307 s16 length;
308 s16 status;
309 u32 misc;
310 u32 reserved;
311};
312
313/* The PCNET32 32-Bit initialization block, described in databook. */
314struct pcnet32_init_block {
315 u16 mode;
316 u16 tlen_rlen;
317 u8 phys_addr[6];
318 u16 reserved;
319 u32 filter[2];
320 /* Receive and transmit ring base, along with extra bits. */
321 u32 rx_ring;
322 u32 tx_ring;
323};
324
325/* PCnet32 access functions */
326struct pcnet32_access {
327 u16 (*read_csr)(unsigned long, int);
328 void (*write_csr)(unsigned long, int, u16);
329 u16 (*read_bcr)(unsigned long, int);
330 void (*write_bcr)(unsigned long, int, u16);
331 u16 (*read_rap)(unsigned long);
332 void (*write_rap)(unsigned long, u16);
333 void (*reset)(unsigned long);
334};
335
336/*
337 * The first three fields of pcnet32_private are read by the ethernet device
338 * so we allocate the structure should be allocated by pci_alloc_consistent().
339 */
340struct pcnet32_private {
341 /* The Tx and Rx ring entries must be aligned on 16-byte boundaries in 32bit mode. */
342 struct pcnet32_rx_head rx_ring[RX_RING_SIZE];
343 struct pcnet32_tx_head tx_ring[TX_RING_SIZE];
344 struct pcnet32_init_block init_block;
345 dma_addr_t dma_addr; /* DMA address of beginning of this
346 object, returned by
347 pci_alloc_consistent */
348 struct pci_dev *pci_dev; /* Pointer to the associated pci device
349 structure */
350 const char *name;
351 /* The saved address of a sent-in-place packet/buffer, for skfree(). */
352 struct sk_buff *tx_skbuff[TX_RING_SIZE];
353 struct sk_buff *rx_skbuff[RX_RING_SIZE];
354 dma_addr_t tx_dma_addr[TX_RING_SIZE];
355 dma_addr_t rx_dma_addr[RX_RING_SIZE];
356 struct pcnet32_access a;
357 spinlock_t lock; /* Guard lock */
358 unsigned int cur_rx, cur_tx; /* The next free ring entry */
359 unsigned int dirty_rx, dirty_tx; /* The ring entries to be free()ed. */
360 struct net_device_stats stats;
361 char tx_full;
362 int options;
363 unsigned int shared_irq:1, /* shared irq possible */
364 dxsuflo:1, /* disable transmit stop on uflo */
365 mii:1; /* mii port available */
366 struct net_device *next;
367 struct mii_if_info mii_if;
368 struct timer_list watchdog_timer;
369 struct timer_list blink_timer;
370 u32 msg_enable; /* debug message level */
371};
372
373static void pcnet32_probe_vlbus(void);
374static int pcnet32_probe_pci(struct pci_dev *, const struct pci_device_id *);
375static int pcnet32_probe1(unsigned long, int, struct pci_dev *);
376static int pcnet32_open(struct net_device *);
377static int pcnet32_init_ring(struct net_device *);
378static int pcnet32_start_xmit(struct sk_buff *, struct net_device *);
379static int pcnet32_rx(struct net_device *);
380static void pcnet32_tx_timeout (struct net_device *dev);
381static irqreturn_t pcnet32_interrupt(int, void *, struct pt_regs *);
382static int pcnet32_close(struct net_device *);
383static struct net_device_stats *pcnet32_get_stats(struct net_device *);
384static void pcnet32_load_multicast(struct net_device *dev);
385static void pcnet32_set_multicast_list(struct net_device *);
386static int pcnet32_ioctl(struct net_device *, struct ifreq *, int);
387static void pcnet32_watchdog(struct net_device *);
388static int mdio_read(struct net_device *dev, int phy_id, int reg_num);
389static void mdio_write(struct net_device *dev, int phy_id, int reg_num, int val);
390static void pcnet32_restart(struct net_device *dev, unsigned int csr0_bits);
391static void pcnet32_ethtool_test(struct net_device *dev,
392 struct ethtool_test *eth_test, u64 *data);
393static int pcnet32_loopback_test(struct net_device *dev, uint64_t *data1);
394static int pcnet32_phys_id(struct net_device *dev, u32 data);
395static void pcnet32_led_blink_callback(struct net_device *dev);
396static int pcnet32_get_regs_len(struct net_device *dev);
397static void pcnet32_get_regs(struct net_device *dev, struct ethtool_regs *regs,
398 void *ptr);
1bcd3153 399static void pcnet32_purge_tx_ring(struct net_device *dev);
1da177e4
LT		 400
401enum pci_flags_bit {
402 PCI_USES_IO=1, PCI_USES_MEM=2, PCI_USES_MASTER=4,
403 PCI_ADDR0=0x10<<0, PCI_ADDR1=0x10<<1, PCI_ADDR2=0x10<<2, PCI_ADDR3=0x10<<3,
404};
405
406
407static u16 pcnet32_wio_read_csr (unsigned long addr, int index)
408{
409 outw (index, addr+PCNET32_WIO_RAP);
410 return inw (addr+PCNET32_WIO_RDP);
411}
412
413static void pcnet32_wio_write_csr (unsigned long addr, int index, u16 val)
414{
415 outw (index, addr+PCNET32_WIO_RAP);
416 outw (val, addr+PCNET32_WIO_RDP);
417}
418
419static u16 pcnet32_wio_read_bcr (unsigned long addr, int index)
420{
421 outw (index, addr+PCNET32_WIO_RAP);
422 return inw (addr+PCNET32_WIO_BDP);
423}
424
425static void pcnet32_wio_write_bcr (unsigned long addr, int index, u16 val)
426{
427 outw (index, addr+PCNET32_WIO_RAP);
428 outw (val, addr+PCNET32_WIO_BDP);
429}
430
431static u16 pcnet32_wio_read_rap (unsigned long addr)
432{
433 return inw (addr+PCNET32_WIO_RAP);
434}
435
436static void pcnet32_wio_write_rap (unsigned long addr, u16 val)
437{
438 outw (val, addr+PCNET32_WIO_RAP);
439}
440
441static void pcnet32_wio_reset (unsigned long addr)
442{
443 inw (addr+PCNET32_WIO_RESET);
444}
445
446static int pcnet32_wio_check (unsigned long addr)
447{
448 outw (88, addr+PCNET32_WIO_RAP);
449 return (inw (addr+PCNET32_WIO_RAP) == 88);
450}
451
452static struct pcnet32_access pcnet32_wio = {
453 .read_csr = pcnet32_wio_read_csr,
454 .write_csr = pcnet32_wio_write_csr,
455 .read_bcr = pcnet32_wio_read_bcr,
456 .write_bcr = pcnet32_wio_write_bcr,
457 .read_rap = pcnet32_wio_read_rap,
458 .write_rap = pcnet32_wio_write_rap,
459 .reset = pcnet32_wio_reset
460};
461
462static u16 pcnet32_dwio_read_csr (unsigned long addr, int index)
463{
464 outl (index, addr+PCNET32_DWIO_RAP);
465 return (inl (addr+PCNET32_DWIO_RDP) & 0xffff);
466}
467
468static void pcnet32_dwio_write_csr (unsigned long addr, int index, u16 val)
469{
470 outl (index, addr+PCNET32_DWIO_RAP);
471 outl (val, addr+PCNET32_DWIO_RDP);
472}
473
474static u16 pcnet32_dwio_read_bcr (unsigned long addr, int index)
475{
476 outl (index, addr+PCNET32_DWIO_RAP);
477 return (inl (addr+PCNET32_DWIO_BDP) & 0xffff);
478}
479
480static void pcnet32_dwio_write_bcr (unsigned long addr, int index, u16 val)
481{
482 outl (index, addr+PCNET32_DWIO_RAP);
483 outl (val, addr+PCNET32_DWIO_BDP);
484}
485
486static u16 pcnet32_dwio_read_rap (unsigned long addr)
487{
488 return (inl (addr+PCNET32_DWIO_RAP) & 0xffff);
489}
490
491static void pcnet32_dwio_write_rap (unsigned long addr, u16 val)
492{
493 outl (val, addr+PCNET32_DWIO_RAP);
494}
495
496static void pcnet32_dwio_reset (unsigned long addr)
497{
498 inl (addr+PCNET32_DWIO_RESET);
499}
500
501static int pcnet32_dwio_check (unsigned long addr)
502{
503 outl (88, addr+PCNET32_DWIO_RAP);
504 return ((inl (addr+PCNET32_DWIO_RAP) & 0xffff) == 88);
505}
506
507static struct pcnet32_access pcnet32_dwio = {
508 .read_csr = pcnet32_dwio_read_csr,
509 .write_csr = pcnet32_dwio_write_csr,
510 .read_bcr = pcnet32_dwio_read_bcr,
511 .write_bcr = pcnet32_dwio_write_bcr,
512 .read_rap = pcnet32_dwio_read_rap,
513 .write_rap = pcnet32_dwio_write_rap,
514 .reset = pcnet32_dwio_reset
515};
516
517#ifdef CONFIG_NET_POLL_CONTROLLER
518static void pcnet32_poll_controller(struct net_device *dev)
519{
520 disable_irq(dev->irq);
521 pcnet32_interrupt(0, dev, NULL);
522 enable_irq(dev->irq);
523}
524#endif
525
526
527static int pcnet32_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
528{
529 struct pcnet32_private *lp = dev->priv;
530 unsigned long flags;
531 int r = -EOPNOTSUPP;
532
533 if (lp->mii) {
534 spin_lock_irqsave(&lp->lock, flags);
535 mii_ethtool_gset(&lp->mii_if, cmd);
536 spin_unlock_irqrestore(&lp->lock, flags);
537 r = 0;
538 }
539 return r;
540}
541
542static int pcnet32_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
543{
544 struct pcnet32_private *lp = dev->priv;
545 unsigned long flags;
546 int r = -EOPNOTSUPP;
547
548 if (lp->mii) {
549 spin_lock_irqsave(&lp->lock, flags);
550 r = mii_ethtool_sset(&lp->mii_if, cmd);
551 spin_unlock_irqrestore(&lp->lock, flags);
552 }
553 return r;
554}
555
556static void pcnet32_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
557{
558 struct pcnet32_private *lp = dev->priv;
559
560 strcpy (info->driver, DRV_NAME);
561 strcpy (info->version, DRV_VERSION);
562 if (lp->pci_dev)
563 strcpy (info->bus_info, pci_name(lp->pci_dev));
564 else
565 sprintf(info->bus_info, "VLB 0x%lx", dev->base_addr);
566}
567
568static u32 pcnet32_get_link(struct net_device *dev)
569{
570 struct pcnet32_private *lp = dev->priv;
571 unsigned long flags;
572 int r;
573
574 spin_lock_irqsave(&lp->lock, flags);
575 if (lp->mii) {
576 r = mii_link_ok(&lp->mii_if);
577 } else {
578 ulong ioaddr = dev->base_addr; /* card base I/O address */
579 r = (lp->a.read_bcr(ioaddr, 4) != 0xc0);
580 }
581 spin_unlock_irqrestore(&lp->lock, flags);
582
583 return r;
584}
585
586static u32 pcnet32_get_msglevel(struct net_device *dev)
587{
588 struct pcnet32_private *lp = dev->priv;
589 return lp->msg_enable;
590}
591
592static void pcnet32_set_msglevel(struct net_device *dev, u32 value)
593{
594 struct pcnet32_private *lp = dev->priv;
595 lp->msg_enable = value;
596}
597
598static int pcnet32_nway_reset(struct net_device *dev)
599{
600 struct pcnet32_private *lp = dev->priv;
601 unsigned long flags;
602 int r = -EOPNOTSUPP;
603
604 if (lp->mii) {
605 spin_lock_irqsave(&lp->lock, flags);
606 r = mii_nway_restart(&lp->mii_if);
607 spin_unlock_irqrestore(&lp->lock, flags);
608 }
609 return r;
610}
611
612static void pcnet32_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
613{
614 struct pcnet32_private *lp = dev->priv;
615
616 ering->tx_max_pending = TX_RING_SIZE - 1;
617 ering->tx_pending = lp->cur_tx - lp->dirty_tx;
618 ering->rx_max_pending = RX_RING_SIZE - 1;
619 ering->rx_pending = lp->cur_rx & RX_RING_MOD_MASK;
620}
621
622static void pcnet32_get_strings(struct net_device *dev, u32 stringset, u8 *data)
623{
624 memcpy(data, pcnet32_gstrings_test, sizeof(pcnet32_gstrings_test));
625}
626
627static int pcnet32_self_test_count(struct net_device *dev)
628{
629 return PCNET32_TEST_LEN;
630}
631
632static void pcnet32_ethtool_test(struct net_device *dev,
633 struct ethtool_test *test, u64 *data)
634{
635 struct pcnet32_private *lp = dev->priv;
636 int rc;
637
638 if (test->flags == ETH_TEST_FL_OFFLINE) {
639 rc = pcnet32_loopback_test(dev, data);
640 if (rc) {
641 if (netif_msg_hw(lp))
642 printk(KERN_DEBUG "%s: Loopback test failed.\n", dev->name);
643 test->flags |= ETH_TEST_FL_FAILED;
644 } else if (netif_msg_hw(lp))
645 printk(KERN_DEBUG "%s: Loopback test passed.\n", dev->name);
646 } else if (netif_msg_hw(lp))
647 printk(KERN_DEBUG "%s: No tests to run (specify 'Offline' on ethtool).", dev->name);
648} /* end pcnet32_ethtool_test */
649
650static int pcnet32_loopback_test(struct net_device *dev, uint64_t *data1)
651{
652 struct pcnet32_private *lp = dev->priv;
653 struct pcnet32_access *a = &lp->a; /* access to registers */
654 ulong ioaddr = dev->base_addr; /* card base I/O address */
655 struct sk_buff *skb; /* sk buff */
656 int x, i; /* counters */
657 int numbuffs = 4; /* number of TX/RX buffers and descs */
658 u16 status = 0x8300; /* TX ring status */
659 u16 teststatus; /* test of ring status */
660 int rc; /* return code */
661 int size; /* size of packets */
662 unsigned char *packet; /* source packet data */
663 static int data_len = 60; /* length of source packets */
664 unsigned long flags;
665 unsigned long ticks;
666
667 *data1 = 1; /* status of test, default to fail */
668 rc = 1; /* default to fail */
669
670 if (netif_running(dev))
671 pcnet32_close(dev);
672
673 spin_lock_irqsave(&lp->lock, flags);
674
675 /* Reset the PCNET32 */
676 lp->a.reset (ioaddr);
677
678 /* switch pcnet32 to 32bit mode */
679 lp->a.write_bcr (ioaddr, 20, 2);
680
681 lp->init_block.mode = le16_to_cpu((lp->options & PCNET32_PORT_PORTSEL) << 7);
682 lp->init_block.filter[0] = 0;
683 lp->init_block.filter[1] = 0;
684
685 /* purge & init rings but don't actually restart */
686 pcnet32_restart(dev, 0x0000);
687
688 lp->a.write_csr(ioaddr, 0, 0x0004); /* Set STOP bit */
689
690 /* Initialize Transmit buffers. */
691 size = data_len + 15;
692 for (x=0; x<numbuffs; x++) {
693 if (!(skb = dev_alloc_skb(size))) {
694 if (netif_msg_hw(lp))
695 printk(KERN_DEBUG "%s: Cannot allocate skb at line: %d!\n",
696 dev->name, __LINE__);
697 goto clean_up;
698 } else {
699 packet = skb->data;
700 skb_put(skb, size); /* create space for data */
701 lp->tx_skbuff[x] = skb;
702 lp->tx_ring[x].length = le16_to_cpu(-skb->len);
703 lp->tx_ring[x].misc = 0;
704
705 /* put DA and SA into the skb */
706 for (i=0; i<6; i++)
707 *packet++ = dev->dev_addr[i];
708 for (i=0; i<6; i++)
709 *packet++ = dev->dev_addr[i];
710 /* type */
711 *packet++ = 0x08;
712 *packet++ = 0x06;
713 /* packet number */
714 *packet++ = x;
715 /* fill packet with data */
716 for (i=0; i<data_len; i++)
717 *packet++ = i;
718
719 lp->tx_dma_addr[x] = pci_map_single(lp->pci_dev, skb->data,
720 skb->len, PCI_DMA_TODEVICE);
721 lp->tx_ring[x].base = (u32)le32_to_cpu(lp->tx_dma_addr[x]);
722 wmb(); /* Make sure owner changes after all others are visible */
723 lp->tx_ring[x].status = le16_to_cpu(status);
724 }
725 }
726
727 x = a->read_bcr(ioaddr, 32); /* set internal loopback in BSR32 */
728 x = x | 0x0002;
729 a->write_bcr(ioaddr, 32, x);
730
731 lp->a.write_csr (ioaddr, 15, 0x0044); /* set int loopback in CSR15 */
732
733 teststatus = le16_to_cpu(0x8000);
734 lp->a.write_csr(ioaddr, 0, 0x0002); /* Set STRT bit */
735
736 /* Check status of descriptors */
737 for (x=0; x<numbuffs; x++) {
738 ticks = 0;
739 rmb();
740 while ((lp->rx_ring[x].status & teststatus) && (ticks < 200)) {
741 spin_unlock_irqrestore(&lp->lock, flags);
742 mdelay(1);
743 spin_lock_irqsave(&lp->lock, flags);
744 rmb();
745 ticks++;
746 }
747 if (ticks == 200) {
748 if (netif_msg_hw(lp))
749 printk("%s: Desc %d failed to reset!\n",dev->name,x);
750 break;
751 }
752 }
753
754 lp->a.write_csr(ioaddr, 0, 0x0004); /* Set STOP bit */
755 wmb();
756 if (netif_msg_hw(lp) && netif_msg_pktdata(lp)) {
757 printk(KERN_DEBUG "%s: RX loopback packets:\n", dev->name);
758
759 for (x=0; x<numbuffs; x++) {
760 printk(KERN_DEBUG "%s: Packet %d:\n", dev->name, x);
761 skb = lp->rx_skbuff[x];
762 for (i=0; i<size; i++) {
763 printk("%02x ", *(skb->data+i));
764 }
765 printk("\n");
766 }
767 }
768
769 x = 0;
770 rc = 0;
771 while (x<numbuffs && !rc) {
772 skb = lp->rx_skbuff[x];
773 packet = lp->tx_skbuff[x]->data;
774 for (i=0; i<size; i++) {
775 if (*(skb->data+i) != packet[i]) {
776 if (netif_msg_hw(lp))
777 printk(KERN_DEBUG "%s: Error in compare! %2x - %02x %02x\n",
778 dev->name, i, *(skb->data+i), packet[i]);
779 rc = 1;
780 break;
781 }
782 }
783 x++;
784 }
785 if (!rc) {
786 *data1 = 0;
787 }
788
789clean_up:
1bcd3153 790 pcnet32_purge_tx_ring(dev);
1da177e4
LT		 791 x = a->read_csr(ioaddr, 15) & 0xFFFF;
792 a->write_csr(ioaddr, 15, (x & ~0x0044)); /* reset bits 6 and 2 */
793
794 x = a->read_bcr(ioaddr, 32); /* reset internal loopback */
795 x = x & ~0x0002;
796 a->write_bcr(ioaddr, 32, x);
797
798 spin_unlock_irqrestore(&lp->lock, flags);
799
800 if (netif_running(dev)) {
801 pcnet32_open(dev);
802 } else {
803 lp->a.write_bcr (ioaddr, 20, 4); /* return to 16bit mode */
804 }
805
806 return(rc);
807} /* end pcnet32_loopback_test */
808
809static void pcnet32_led_blink_callback(struct net_device *dev)
810{
811 struct pcnet32_private *lp = dev->priv;
812 struct pcnet32_access *a = &lp->a;
813 ulong ioaddr = dev->base_addr;
814 unsigned long flags;
815 int i;
816
817 spin_lock_irqsave(&lp->lock, flags);
818 for (i=4; i<8; i++) {
819 a->write_bcr(ioaddr, i, a->read_bcr(ioaddr, i) ^ 0x4000);
820 }
821 spin_unlock_irqrestore(&lp->lock, flags);
822
823 mod_timer(&lp->blink_timer, PCNET32_BLINK_TIMEOUT);
824}
825
826static int pcnet32_phys_id(struct net_device *dev, u32 data)
827{
828 struct pcnet32_private *lp = dev->priv;
829 struct pcnet32_access *a = &lp->a;
830 ulong ioaddr = dev->base_addr;
831 unsigned long flags;
832 int i, regs[4];
833
834 if (!lp->blink_timer.function) {
835 init_timer(&lp->blink_timer);
836 lp->blink_timer.function = (void *) pcnet32_led_blink_callback;
837 lp->blink_timer.data = (unsigned long) dev;
838 }
839
840 /* Save the current value of the bcrs */
841 spin_lock_irqsave(&lp->lock, flags);
842 for (i=4; i<8; i++) {
843 regs[i-4] = a->read_bcr(ioaddr, i);
844 }
845 spin_unlock_irqrestore(&lp->lock, flags);
846
847 mod_timer(&lp->blink_timer, jiffies);
848 set_current_state(TASK_INTERRUPTIBLE);
849
850 if ((!data) || (data > (u32)(MAX_SCHEDULE_TIMEOUT / HZ)))
851 data = (u32)(MAX_SCHEDULE_TIMEOUT / HZ);
852
f17697a3 853 msleep_interruptible(data * 1000);
1da177e4
LT		 854 del_timer_sync(&lp->blink_timer);
855
856 /* Restore the original value of the bcrs */
857 spin_lock_irqsave(&lp->lock, flags);
858 for (i=4; i<8; i++) {
859 a->write_bcr(ioaddr, i, regs[i-4]);
860 }
861 spin_unlock_irqrestore(&lp->lock, flags);
862
863 return 0;
864}
865
866static int pcnet32_get_regs_len(struct net_device *dev)
867{
868 return(PCNET32_NUM_REGS * sizeof(u16));
869}
870
871static void pcnet32_get_regs(struct net_device *dev, struct ethtool_regs *regs,
872 void *ptr)
873{
874 int i, csr0;
875 u16 *buff = ptr;
876 struct pcnet32_private *lp = dev->priv;
877 struct pcnet32_access *a = &lp->a;
878 ulong ioaddr = dev->base_addr;
879 int ticks;
880 unsigned long flags;
881
882 spin_lock_irqsave(&lp->lock, flags);
883
884 csr0 = a->read_csr(ioaddr, 0);
885 if (!(csr0 & 0x0004)) { /* If not stopped */
886 /* set SUSPEND (SPND) - CSR5 bit 0 */
887 a->write_csr(ioaddr, 5, 0x0001);
888
889 /* poll waiting for bit to be set */
890 ticks = 0;
891 while (!(a->read_csr(ioaddr, 5) & 0x0001)) {
892 spin_unlock_irqrestore(&lp->lock, flags);
893 mdelay(1);
894 spin_lock_irqsave(&lp->lock, flags);
895 ticks++;
896 if (ticks > 200) {
897 if (netif_msg_hw(lp))
898 printk(KERN_DEBUG "%s: Error getting into suspend!\n",
899 dev->name);
900 break;
901 }
902 }
903 }
904
905 /* read address PROM */
906 for (i=0; i<16; i += 2)
907 *buff++ = inw(ioaddr + i);
908
909 /* read control and status registers */
910 for (i=0; i<90; i++) {
911 *buff++ = a->read_csr(ioaddr, i);
912 }
913
914 *buff++ = a->read_csr(ioaddr, 112);
915 *buff++ = a->read_csr(ioaddr, 114);
916
917 /* read bus configuration registers */
918 for (i=0; i<36; i++) {
919 *buff++ = a->read_bcr(ioaddr, i);
920 }
921
922 /* read mii phy registers */
923 if (lp->mii) {
924 for (i=0; i<32; i++) {
925 lp->a.write_bcr(ioaddr, 33, ((lp->mii_if.phy_id) << 5) | i);
926 *buff++ = lp->a.read_bcr(ioaddr, 34);
927 }
928 }
929
930 if (!(csr0 & 0x0004)) { /* If not stopped */
931 /* clear SUSPEND (SPND) - CSR5 bit 0 */
932 a->write_csr(ioaddr, 5, 0x0000);
933 }
934
935 i = buff - (u16 *)ptr;
936 for (; i < PCNET32_NUM_REGS; i++)
937 *buff++ = 0;
938
939 spin_unlock_irqrestore(&lp->lock, flags);
940}
941
942static struct ethtool_ops pcnet32_ethtool_ops = {
943 .get_settings = pcnet32_get_settings,
944 .set_settings = pcnet32_set_settings,
945 .get_drvinfo = pcnet32_get_drvinfo,
946 .get_msglevel = pcnet32_get_msglevel,
947 .set_msglevel = pcnet32_set_msglevel,
948 .nway_reset = pcnet32_nway_reset,
949 .get_link = pcnet32_get_link,
950 .get_ringparam = pcnet32_get_ringparam,
951 .get_tx_csum = ethtool_op_get_tx_csum,
952 .get_sg = ethtool_op_get_sg,
953 .get_tso = ethtool_op_get_tso,
954 .get_strings = pcnet32_get_strings,
955 .self_test_count = pcnet32_self_test_count,
956 .self_test = pcnet32_ethtool_test,
957 .phys_id = pcnet32_phys_id,
958 .get_regs_len = pcnet32_get_regs_len,
959 .get_regs = pcnet32_get_regs,
db0276b0 960 .get_perm_addr = ethtool_op_get_perm_addr,
1da177e4
LT		 961};
962
963/* only probes for non-PCI devices, the rest are handled by
964 * pci_register_driver via pcnet32_probe_pci */
965
966static void __devinit
967pcnet32_probe_vlbus(void)
968{
969 unsigned int *port, ioaddr;
970
971 /* search for PCnet32 VLB cards at known addresses */
972 for (port = pcnet32_portlist; (ioaddr = *port); port++) {
973 if (request_region(ioaddr, PCNET32_TOTAL_SIZE, "pcnet32_probe_vlbus")) {
974 /* check if there is really a pcnet chip on that ioaddr */
975 if ((inb(ioaddr + 14) == 0x57) && (inb(ioaddr + 15) == 0x57)) {
976 pcnet32_probe1(ioaddr, 0, NULL);
977 } else {
978 release_region(ioaddr, PCNET32_TOTAL_SIZE);
979 }
980 }
981 }
982}
983
984
985static int __devinit
986pcnet32_probe_pci(struct pci_dev *pdev, const struct pci_device_id *ent)
987{
988 unsigned long ioaddr;
989 int err;
990
991 err = pci_enable_device(pdev);
992 if (err < 0) {
993 if (pcnet32_debug & NETIF_MSG_PROBE)
994 printk(KERN_ERR PFX "failed to enable device -- err=%d\n", err);
995 return err;
996 }
997 pci_set_master(pdev);
998
999 ioaddr = pci_resource_start (pdev, 0);
1000 if (!ioaddr) {
1001 if (pcnet32_debug & NETIF_MSG_PROBE)
1002 printk (KERN_ERR PFX "card has no PCI IO resources, aborting\n");
1003 return -ENODEV;
1004 }
1005
1006 if (!pci_dma_supported(pdev, PCNET32_DMA_MASK)) {
1007 if (pcnet32_debug & NETIF_MSG_PROBE)
1008 printk(KERN_ERR PFX "architecture does not support 32bit PCI busmaster DMA\n");
1009 return -ENODEV;
1010 }
1011 if (request_region(ioaddr, PCNET32_TOTAL_SIZE, "pcnet32_probe_pci") == NULL) {
1012 if (pcnet32_debug & NETIF_MSG_PROBE)
1013 printk(KERN_ERR PFX "io address range already allocated\n");
1014 return -EBUSY;
1015 }
1016
1017 err = pcnet32_probe1(ioaddr, 1, pdev);
1018 if (err < 0) {
1019 pci_disable_device(pdev);
1020 }
1021 return err;
1022}
1023
1024
1025/* pcnet32_probe1
1026 * Called from both pcnet32_probe_vlbus and pcnet_probe_pci.
1027 * pdev will be NULL when called from pcnet32_probe_vlbus.
1028 */
1029static int __devinit
1030pcnet32_probe1(unsigned long ioaddr, int shared, struct pci_dev *pdev)
1031{
1032 struct pcnet32_private *lp;
1033 dma_addr_t lp_dma_addr;
1034 int i, media;
1035 int fdx, mii, fset, dxsuflo;
1036 int chip_version;
1037 char *chipname;
1038 struct net_device *dev;
1039 struct pcnet32_access *a = NULL;
1040 u8 promaddr[6];
1041 int ret = -ENODEV;
1042
1043 /* reset the chip */
1044 pcnet32_wio_reset(ioaddr);
1045
1046 /* NOTE: 16-bit check is first, otherwise some older PCnet chips fail */
1047 if (pcnet32_wio_read_csr(ioaddr, 0) == 4 && pcnet32_wio_check(ioaddr)) {
1048 a = &pcnet32_wio;
1049 } else {
1050 pcnet32_dwio_reset(ioaddr);
1051 if (pcnet32_dwio_read_csr(ioaddr, 0) == 4 && pcnet32_dwio_check(ioaddr)) {
1052 a = &pcnet32_dwio;
1053 } else
1054 goto err_release_region;
1055 }
1056
1057 chip_version = a->read_csr(ioaddr, 88) | (a->read_csr(ioaddr,89) << 16);
1058 if ((pcnet32_debug & NETIF_MSG_PROBE) && (pcnet32_debug & NETIF_MSG_HW))
1059 printk(KERN_INFO " PCnet chip version is %#x.\n", chip_version);
1060 if ((chip_version & 0xfff) != 0x003) {
1061 if (pcnet32_debug & NETIF_MSG_PROBE)
1062 printk(KERN_INFO PFX "Unsupported chip version.\n");
1063 goto err_release_region;
1064 }
1065
1066 /* initialize variables */
1067 fdx = mii = fset = dxsuflo = 0;
1068 chip_version = (chip_version >> 12) & 0xffff;
1069
1070 switch (chip_version) {
1071 case 0x2420:
1072 chipname = "PCnet/PCI 79C970"; /* PCI */
1073 break;
1074 case 0x2430:
1075 if (shared)
1076 chipname = "PCnet/PCI 79C970"; /* 970 gives the wrong chip id back */
1077 else
1078 chipname = "PCnet/32 79C965"; /* 486/VL bus */
1079 break;
1080 case 0x2621:
1081 chipname = "PCnet/PCI II 79C970A"; /* PCI */
1082 fdx = 1;
1083 break;
1084 case 0x2623:
1085 chipname = "PCnet/FAST 79C971"; /* PCI */
1086 fdx = 1; mii = 1; fset = 1;
1087 break;
1088 case 0x2624:
1089 chipname = "PCnet/FAST+ 79C972"; /* PCI */
1090 fdx = 1; mii = 1; fset = 1;
1091 break;
1092 case 0x2625:
1093 chipname = "PCnet/FAST III 79C973"; /* PCI */
1094 fdx = 1; mii = 1;
1095 break;
1096 case 0x2626:
1097 chipname = "PCnet/Home 79C978"; /* PCI */
1098 fdx = 1;
1099 /*
1100 * This is based on specs published at www.amd.com. This section
1101 * assumes that a card with a 79C978 wants to go into standard
1102 * ethernet mode. The 79C978 can also go into 1Mb HomePNA mode,
1103 * and the module option homepna=1 can select this instead.
1104 */
1105 media = a->read_bcr(ioaddr, 49);
1106 media &= ~3; /* default to 10Mb ethernet */
1107 if (cards_found < MAX_UNITS && homepna[cards_found])
1108 media |= 1; /* switch to home wiring mode */
1109 if (pcnet32_debug & NETIF_MSG_PROBE)
1110 printk(KERN_DEBUG PFX "media set to %sMbit mode.\n",
1111 (media & 1) ? "1" : "10");
1112 a->write_bcr(ioaddr, 49, media);
1113 break;
1114 case 0x2627:
1115 chipname = "PCnet/FAST III 79C975"; /* PCI */
1116 fdx = 1; mii = 1;
1117 break;
1118 case 0x2628:
1119 chipname = "PCnet/PRO 79C976";
1120 fdx = 1; mii = 1;
1121 break;
1122 default:
1123 if (pcnet32_debug & NETIF_MSG_PROBE)
1124 printk(KERN_INFO PFX "PCnet version %#x, no PCnet32 chip.\n",
1125 chip_version);
1126 goto err_release_region;
1127 }
1128
1129 /*
1130 * On selected chips turn on the BCR18:NOUFLO bit. This stops transmit
1131 * starting until the packet is loaded. Strike one for reliability, lose
1132 * one for latency - although on PCI this isnt a big loss. Older chips
1133 * have FIFO's smaller than a packet, so you can't do this.
1134 * Turn on BCR18:BurstRdEn and BCR18:BurstWrEn.
1135 */
1136
1137 if (fset) {
1138 a->write_bcr(ioaddr, 18, (a->read_bcr(ioaddr, 18) | 0x0860));
1139 a->write_csr(ioaddr, 80, (a->read_csr(ioaddr, 80) & 0x0C00) | 0x0c00);
1140 dxsuflo = 1;
1141 }
1142
1143 dev = alloc_etherdev(0);
1144 if (!dev) {
1145 if (pcnet32_debug & NETIF_MSG_PROBE)
1146 printk(KERN_ERR PFX "Memory allocation failed.\n");
1147 ret = -ENOMEM;
1148 goto err_release_region;
1149 }
1150 SET_NETDEV_DEV(dev, &pdev->dev);
1151
1152 if (pcnet32_debug & NETIF_MSG_PROBE)
1153 printk(KERN_INFO PFX "%s at %#3lx,", chipname, ioaddr);
1154
1155 /* In most chips, after a chip reset, the ethernet address is read from the
1156 * station address PROM at the base address and programmed into the
1157 * "Physical Address Registers" CSR12-14.
1158 * As a precautionary measure, we read the PROM values and complain if
1159 * they disagree with the CSRs. Either way, we use the CSR values, and
1160 * double check that they are valid.
1161 */
1162 for (i = 0; i < 3; i++) {
1163 unsigned int val;
1164 val = a->read_csr(ioaddr, i+12) & 0x0ffff;
1165 /* There may be endianness issues here. */
1166 dev->dev_addr[2*i] = val & 0x0ff;
1167 dev->dev_addr[2*i+1] = (val >> 8) & 0x0ff;
1168 }
1169
1170 /* read PROM address and compare with CSR address */
1171 for (i = 0; i < 6; i++)
1172 promaddr[i] = inb(ioaddr + i);
1173
1174 if (memcmp(promaddr, dev->dev_addr, 6)
1175 || !is_valid_ether_addr(dev->dev_addr)) {
1176#ifndef __powerpc__
1177 if (is_valid_ether_addr(promaddr)) {
1178#else
1179 if (!is_valid_ether_addr(dev->dev_addr)
1180 && is_valid_ether_addr(promaddr)) {
1181#endif
1182 if (pcnet32_debug & NETIF_MSG_PROBE) {
1183 printk(" warning: CSR address invalid,\n");
1184 printk(KERN_INFO " using instead PROM address of");
1185 }
1186 memcpy(dev->dev_addr, promaddr, 6);
1187 }
1188 }
db0276b0 1189 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
1da177e4
LT		 1190
1191 /* if the ethernet address is not valid, force to 00:00:00:00:00:00 */
db0276b0 1192 if (!is_valid_ether_addr(dev->perm_addr))
1da177e4
LT		 1193 memset(dev->dev_addr, 0, sizeof(dev->dev_addr));
1194
1195 if (pcnet32_debug & NETIF_MSG_PROBE) {
1196 for (i = 0; i < 6; i++)
1197 printk(" %2.2x", dev->dev_addr[i]);
1198
1199 /* Version 0x2623 and 0x2624 */
1200 if (((chip_version + 1) & 0xfffe) == 0x2624) {
1201 i = a->read_csr(ioaddr, 80) & 0x0C00; /* Check tx_start_pt */
1202 printk("\n" KERN_INFO " tx_start_pt(0x%04x):",i);
1203 switch(i>>10) {
1204 case 0: printk(" 20 bytes,"); break;
1205 case 1: printk(" 64 bytes,"); break;
1206 case 2: printk(" 128 bytes,"); break;
1207 case 3: printk("~220 bytes,"); break;
1208 }
1209 i = a->read_bcr(ioaddr, 18); /* Check Burst/Bus control */
1210 printk(" BCR18(%x):",i&0xffff);
1211 if (i & (1<<5)) printk("BurstWrEn ");
1212 if (i & (1<<6)) printk("BurstRdEn ");
1213 if (i & (1<<7)) printk("DWordIO ");
1214 if (i & (1<<11)) printk("NoUFlow ");
1215 i = a->read_bcr(ioaddr, 25);
1216 printk("\n" KERN_INFO " SRAMSIZE=0x%04x,",i<<8);
1217 i = a->read_bcr(ioaddr, 26);
1218 printk(" SRAM_BND=0x%04x,",i<<8);
1219 i = a->read_bcr(ioaddr, 27);
1220 if (i & (1<<14)) printk("LowLatRx");
1221 }
1222 }
1223
1224 dev->base_addr = ioaddr;
1225 /* pci_alloc_consistent returns page-aligned memory, so we do not have to check the alignment */
1226 if ((lp = pci_alloc_consistent(pdev, sizeof(*lp), &lp_dma_addr)) == NULL) {
1227 if (pcnet32_debug & NETIF_MSG_PROBE)
1228 printk(KERN_ERR PFX "Consistent memory allocation failed.\n");
1229 ret = -ENOMEM;
1230 goto err_free_netdev;
1231 }
1232
1233 memset(lp, 0, sizeof(*lp));
1234 lp->dma_addr = lp_dma_addr;
1235 lp->pci_dev = pdev;
1236
1237 spin_lock_init(&lp->lock);
1238
1239 SET_MODULE_OWNER(dev);
1240 SET_NETDEV_DEV(dev, &pdev->dev);
1241 dev->priv = lp;
1242 lp->name = chipname;
1243 lp->shared_irq = shared;
1244 lp->mii_if.full_duplex = fdx;
1245 lp->mii_if.phy_id_mask = 0x1f;
1246 lp->mii_if.reg_num_mask = 0x1f;
1247 lp->dxsuflo = dxsuflo;
1248 lp->mii = mii;
1249 lp->msg_enable = pcnet32_debug;
1250 if ((cards_found >= MAX_UNITS) || (options[cards_found] > sizeof(options_mapping)))
1251 lp->options = PCNET32_PORT_ASEL;
1252 else
1253 lp->options = options_mapping[options[cards_found]];
1254 lp->mii_if.dev = dev;
1255 lp->mii_if.mdio_read = mdio_read;
1256 lp->mii_if.mdio_write = mdio_write;
1257
1258 if (fdx && !(lp->options & PCNET32_PORT_ASEL) &&
1259 ((cards_found>=MAX_UNITS) || full_duplex[cards_found]))
1260 lp->options |= PCNET32_PORT_FD;
1261
1262 if (!a) {
1263 if (pcnet32_debug & NETIF_MSG_PROBE)
1264 printk(KERN_ERR PFX "No access methods\n");
1265 ret = -ENODEV;
1266 goto err_free_consistent;
1267 }
1268 lp->a = *a;
1269
1270 /* detect special T1/E1 WAN card by checking for MAC address */
1271 if (dev->dev_addr[0] == 0x00 && dev->dev_addr[1] == 0xe0
1272 && dev->dev_addr[2] == 0x75)
1273 lp->options = PCNET32_PORT_FD | PCNET32_PORT_GPSI;
1274
1275 lp->init_block.mode = le16_to_cpu(0x0003); /* Disable Rx and Tx. */
1276 lp->init_block.tlen_rlen = le16_to_cpu(TX_RING_LEN_BITS | RX_RING_LEN_BITS);
1277 for (i = 0; i < 6; i++)
1278 lp->init_block.phys_addr[i] = dev->dev_addr[i];
1279 lp->init_block.filter[0] = 0x00000000;
1280 lp->init_block.filter[1] = 0x00000000;
1281 lp->init_block.rx_ring = (u32)le32_to_cpu(lp->dma_addr +
1282 offsetof(struct pcnet32_private, rx_ring));
1283 lp->init_block.tx_ring = (u32)le32_to_cpu(lp->dma_addr +
1284 offsetof(struct pcnet32_private, tx_ring));
1285
1286 /* switch pcnet32 to 32bit mode */
1287 a->write_bcr(ioaddr, 20, 2);
1288
1289 a->write_csr(ioaddr, 1, (lp->dma_addr + offsetof(struct pcnet32_private,
1290 init_block)) & 0xffff);
1291 a->write_csr(ioaddr, 2, (lp->dma_addr + offsetof(struct pcnet32_private,
1292 init_block)) >> 16);
1293
1294 if (pdev) { /* use the IRQ provided by PCI */
1295 dev->irq = pdev->irq;
1296 if (pcnet32_debug & NETIF_MSG_PROBE)
1297 printk(" assigned IRQ %d.\n", dev->irq);
1298 } else {
1299 unsigned long irq_mask = probe_irq_on();
1300
1301 /*
1302 * To auto-IRQ we enable the initialization-done and DMA error
1303 * interrupts. For ISA boards we get a DMA error, but VLB and PCI
1304 * boards will work.
1305 */
1306 /* Trigger an initialization just for the interrupt. */
1307 a->write_csr (ioaddr, 0, 0x41);
1308 mdelay (1);
1309
1310 dev->irq = probe_irq_off (irq_mask);
1311 if (!dev->irq) {
1312 if (pcnet32_debug & NETIF_MSG_PROBE)
1313 printk(", failed to detect IRQ line.\n");
1314 ret = -ENODEV;
1315 goto err_free_consistent;
1316 }
1317 if (pcnet32_debug & NETIF_MSG_PROBE)
1318 printk(", probed IRQ %d.\n", dev->irq);
1319 }
1320
1321 /* Set the mii phy_id so that we can query the link state */
1322 if (lp->mii)
1323 lp->mii_if.phy_id = ((lp->a.read_bcr (ioaddr, 33)) >> 5) & 0x1f;
1324
1325 init_timer (&lp->watchdog_timer);
1326 lp->watchdog_timer.data = (unsigned long) dev;
1327 lp->watchdog_timer.function = (void *) &pcnet32_watchdog;
1328
1329 /* The PCNET32-specific entries in the device structure. */
1330 dev->open = &pcnet32_open;
1331 dev->hard_start_xmit = &pcnet32_start_xmit;
1332 dev->stop = &pcnet32_close;
1333 dev->get_stats = &pcnet32_get_stats;
1334 dev->set_multicast_list = &pcnet32_set_multicast_list;
1335 dev->do_ioctl = &pcnet32_ioctl;
1336 dev->ethtool_ops = &pcnet32_ethtool_ops;
1337 dev->tx_timeout = pcnet32_tx_timeout;
1338 dev->watchdog_timeo = (5*HZ);
1339
1340#ifdef CONFIG_NET_POLL_CONTROLLER
1341 dev->poll_controller = pcnet32_poll_controller;
1342#endif
1343
1344 /* Fill in the generic fields of the device structure. */
1345 if (register_netdev(dev))
1346 goto err_free_consistent;
1347
1348 if (pdev) {
1349 pci_set_drvdata(pdev, dev);
1350 } else {
1351 lp->next = pcnet32_dev;
1352 pcnet32_dev = dev;
1353 }
1354
1355 if (pcnet32_debug & NETIF_MSG_PROBE)
1356 printk(KERN_INFO "%s: registered as %s\n", dev->name, lp->name);
1357 cards_found++;
1358
1359 /* enable LED writes */
1360 a->write_bcr(ioaddr, 2, a->read_bcr(ioaddr, 2) | 0x1000);
1361
1362 return 0;
1363
1364err_free_consistent:
1365 pci_free_consistent(lp->pci_dev, sizeof(*lp), lp, lp->dma_addr);
1366err_free_netdev:
1367 free_netdev(dev);
1368err_release_region:
1369 release_region(ioaddr, PCNET32_TOTAL_SIZE);
1370 return ret;
1371}
1372
1373
1374static int
1375pcnet32_open(struct net_device *dev)
1376{
1377 struct pcnet32_private *lp = dev->priv;
1378 unsigned long ioaddr = dev->base_addr;
1379 u16 val;
1380 int i;
1381 int rc;
1382 unsigned long flags;
1383
1384 if (request_irq(dev->irq, &pcnet32_interrupt,
1385 lp->shared_irq ? SA_SHIRQ : 0, dev->name, (void *)dev)) {
1386 return -EAGAIN;
1387 }
1388
1389 spin_lock_irqsave(&lp->lock, flags);
1390 /* Check for a valid station address */
1391 if (!is_valid_ether_addr(dev->dev_addr)) {
1392 rc = -EINVAL;
1393 goto err_free_irq;
1394 }
1395
1396 /* Reset the PCNET32 */
1397 lp->a.reset (ioaddr);
1398
1399 /* switch pcnet32 to 32bit mode */
1400 lp->a.write_bcr (ioaddr, 20, 2);
1401
1402 if (netif_msg_ifup(lp))
1403 printk(KERN_DEBUG "%s: pcnet32_open() irq %d tx/rx rings %#x/%#x init %#x.\n",
1404 dev->name, dev->irq,
1405 (u32) (lp->dma_addr + offsetof(struct pcnet32_private, tx_ring)),
1406 (u32) (lp->dma_addr + offsetof(struct pcnet32_private, rx_ring)),
1407 (u32) (lp->dma_addr + offsetof(struct pcnet32_private, init_block)));
1408
1409 /* set/reset autoselect bit */
1410 val = lp->a.read_bcr (ioaddr, 2) & ~2;
1411 if (lp->options & PCNET32_PORT_ASEL)
1412 val |= 2;
1413 lp->a.write_bcr (ioaddr, 2, val);
1414
1415 /* handle full duplex setting */
1416 if (lp->mii_if.full_duplex) {
1417 val = lp->a.read_bcr (ioaddr, 9) & ~3;
1418 if (lp->options & PCNET32_PORT_FD) {
1419 val |= 1;
1420 if (lp->options == (PCNET32_PORT_FD | PCNET32_PORT_AUI))
1421 val |= 2;
1422 } else if (lp->options & PCNET32_PORT_ASEL) {
1423 /* workaround of xSeries250, turn on for 79C975 only */
1424 i = ((lp->a.read_csr(ioaddr, 88) |
1425 (lp->a.read_csr(ioaddr,89) << 16)) >> 12) & 0xffff;
1426 if (i == 0x2627)
1427 val |= 3;
1428 }
1429 lp->a.write_bcr (ioaddr, 9, val);
1430 }
1431
1432 /* set/reset GPSI bit in test register */
1433 val = lp->a.read_csr (ioaddr, 124) & ~0x10;
1434 if ((lp->options & PCNET32_PORT_PORTSEL) == PCNET32_PORT_GPSI)
1435 val |= 0x10;
1436 lp->a.write_csr (ioaddr, 124, val);
1437
1438 /* Allied Telesyn AT 2700/2701 FX looses the link, so skip that */
1439 if (lp->pci_dev->subsystem_vendor == PCI_VENDOR_ID_AT &&
1440 (lp->pci_dev->subsystem_device == PCI_SUBDEVICE_ID_AT_2700FX ||
1441 lp->pci_dev->subsystem_device == PCI_SUBDEVICE_ID_AT_2701FX)) {
1442 printk(KERN_DEBUG "%s: Skipping PHY selection.\n", dev->name);
1443 } else {
1444 /*
1445 * 24 Jun 2004 according AMD, in order to change the PHY,
1446 * DANAS (or DISPM for 79C976) must be set; then select the speed,
1447 * duplex, and/or enable auto negotiation, and clear DANAS
1448 */
1449 if (lp->mii && !(lp->options & PCNET32_PORT_ASEL)) {
1450 lp->a.write_bcr(ioaddr, 32,
1451 lp->a.read_bcr(ioaddr, 32) | 0x0080);
1452 /* disable Auto Negotiation, set 10Mpbs, HD */
1453 val = lp->a.read_bcr(ioaddr, 32) & ~0xb8;
1454 if (lp->options & PCNET32_PORT_FD)
1455 val |= 0x10;
1456 if (lp->options & PCNET32_PORT_100)
1457 val |= 0x08;
1458 lp->a.write_bcr (ioaddr, 32, val);
1459 } else {
1460 if (lp->options & PCNET32_PORT_ASEL) {
1461 lp->a.write_bcr(ioaddr, 32,
1462 lp->a.read_bcr(ioaddr, 32) | 0x0080);
1463 /* enable auto negotiate, setup, disable fd */
1464 val = lp->a.read_bcr(ioaddr, 32) & ~0x98;
1465 val |= 0x20;
1466 lp->a.write_bcr(ioaddr, 32, val);
1467 }
1468 }
1469 }
1470
1471#ifdef DO_DXSUFLO
1472 if (lp->dxsuflo) { /* Disable transmit stop on underflow */
1473 val = lp->a.read_csr (ioaddr, 3);
1474 val |= 0x40;
1475 lp->a.write_csr (ioaddr, 3, val);
1476 }
1477#endif
1478
1479 lp->init_block.mode = le16_to_cpu((lp->options & PCNET32_PORT_PORTSEL) << 7);
1480 pcnet32_load_multicast(dev);
1481
1482 if (pcnet32_init_ring(dev)) {
1483 rc = -ENOMEM;
1484 goto err_free_ring;
1485 }
1486
1487 /* Re-initialize the PCNET32, and start it when done. */
1488 lp->a.write_csr (ioaddr, 1, (lp->dma_addr +
1489 offsetof(struct pcnet32_private, init_block)) & 0xffff);
1490 lp->a.write_csr (ioaddr, 2, (lp->dma_addr +
1491 offsetof(struct pcnet32_private, init_block)) >> 16);
1492
1493 lp->a.write_csr (ioaddr, 4, 0x0915);
1494 lp->a.write_csr (ioaddr, 0, 0x0001);
1495
1496 netif_start_queue(dev);
1497
1498 /* If we have mii, print the link status and start the watchdog */
1499 if (lp->mii) {
1500 mii_check_media (&lp->mii_if, netif_msg_link(lp), 1);
1501 mod_timer (&(lp->watchdog_timer), PCNET32_WATCHDOG_TIMEOUT);
1502 }
1503
1504 i = 0;
1505 while (i++ < 100)
1506 if (lp->a.read_csr (ioaddr, 0) & 0x0100)
1507 break;
1508 /*
1509 * We used to clear the InitDone bit, 0x0100, here but Mark Stockton
1510 * reports that doing so triggers a bug in the '974.
1511 */
1512 lp->a.write_csr (ioaddr, 0, 0x0042);
1513
1514 if (netif_msg_ifup(lp))
1515 printk(KERN_DEBUG "%s: pcnet32 open after %d ticks, init block %#x csr0 %4.4x.\n",
1516 dev->name, i, (u32) (lp->dma_addr +
1517 offsetof(struct pcnet32_private, init_block)),
1518 lp->a.read_csr(ioaddr, 0));
1519
1520 spin_unlock_irqrestore(&lp->lock, flags);
1521
1522 return 0; /* Always succeed */
1523
1524err_free_ring:
1525 /* free any allocated skbuffs */
1526 for (i = 0; i < RX_RING_SIZE; i++) {
1527 lp->rx_ring[i].status = 0;
1528 if (lp->rx_skbuff[i]) {
1529 pci_unmap_single(lp->pci_dev, lp->rx_dma_addr[i], PKT_BUF_SZ-2,
1530 PCI_DMA_FROMDEVICE);
1531 dev_kfree_skb(lp->rx_skbuff[i]);
1532 }
1533 lp->rx_skbuff[i] = NULL;
1534 lp->rx_dma_addr[i] = 0;
1535 }
1536 /*
1537 * Switch back to 16bit mode to avoid problems with dumb
1538 * DOS packet driver after a warm reboot
1539 */
1540 lp->a.write_bcr (ioaddr, 20, 4);
1541
1542err_free_irq:
1543 spin_unlock_irqrestore(&lp->lock, flags);
1544 free_irq(dev->irq, dev);
1545 return rc;
1546}
1547
1548/*
1549 * The LANCE has been halted for one reason or another (busmaster memory
1550 * arbitration error, Tx FIFO underflow, driver stopped it to reconfigure,
1551 * etc.). Modern LANCE variants always reload their ring-buffer
1552 * configuration when restarted, so we must reinitialize our ring
1553 * context before restarting. As part of this reinitialization,
1554 * find all packets still on the Tx ring and pretend that they had been
1555 * sent (in effect, drop the packets on the floor) - the higher-level
1556 * protocols will time out and retransmit. It'd be better to shuffle
1557 * these skbs to a temp list and then actually re-Tx them after
1558 * restarting the chip, but I'm too lazy to do so right now. dplatt@3do.com
1559 */
1560
1561static void
1562pcnet32_purge_tx_ring(struct net_device *dev)
1563{
1564 struct pcnet32_private *lp = dev->priv;
1565 int i;
1566
1567 for (i = 0; i < TX_RING_SIZE; i++) {
1568 lp->tx_ring[i].status = 0; /* CPU owns buffer */
1569 wmb(); /* Make sure adapter sees owner change */
1570 if (lp->tx_skbuff[i]) {
1571 pci_unmap_single(lp->pci_dev, lp->tx_dma_addr[i],
1572 lp->tx_skbuff[i]->len, PCI_DMA_TODEVICE);
1573 dev_kfree_skb_any(lp->tx_skbuff[i]);
1574 }
1575 lp->tx_skbuff[i] = NULL;
1576 lp->tx_dma_addr[i] = 0;
1577 }
1578}
1579
1580
1581/* Initialize the PCNET32 Rx and Tx rings. */
1582static int
1583pcnet32_init_ring(struct net_device *dev)
1584{
1585 struct pcnet32_private *lp = dev->priv;
1586 int i;
1587
1588 lp->tx_full = 0;
1589 lp->cur_rx = lp->cur_tx = 0;
1590 lp->dirty_rx = lp->dirty_tx = 0;
1591
1592 for (i = 0; i < RX_RING_SIZE; i++) {
1593 struct sk_buff *rx_skbuff = lp->rx_skbuff[i];
1594 if (rx_skbuff == NULL) {
1595 if (!(rx_skbuff = lp->rx_skbuff[i] = dev_alloc_skb (PKT_BUF_SZ))) {
1596 /* there is not much, we can do at this point */
1597 if (pcnet32_debug & NETIF_MSG_DRV)
1598 printk(KERN_ERR "%s: pcnet32_init_ring dev_alloc_skb failed.\n",
1599 dev->name);
1600 return -1;
1601 }
1602 skb_reserve (rx_skbuff, 2);
1603 }
1604
1605 rmb();
1606 if (lp->rx_dma_addr[i] == 0)
689be439 1607 lp->rx_dma_addr[i] = pci_map_single(lp->pci_dev, rx_skbuff->data,
1da177e4
LT		 1608 PKT_BUF_SZ-2, PCI_DMA_FROMDEVICE);
1609 lp->rx_ring[i].base = (u32)le32_to_cpu(lp->rx_dma_addr[i]);
1610 lp->rx_ring[i].buf_length = le16_to_cpu(2-PKT_BUF_SZ);
1611 wmb(); /* Make sure owner changes after all others are visible */
1612 lp->rx_ring[i].status = le16_to_cpu(0x8000);
1613 }
1614 /* The Tx buffer address is filled in as needed, but we do need to clear
1615 * the upper ownership bit. */
1616 for (i = 0; i < TX_RING_SIZE; i++) {
1617 lp->tx_ring[i].status = 0; /* CPU owns buffer */
1618 wmb(); /* Make sure adapter sees owner change */
1619 lp->tx_ring[i].base = 0;
1620 lp->tx_dma_addr[i] = 0;
1621 }
1622
1623 lp->init_block.tlen_rlen = le16_to_cpu(TX_RING_LEN_BITS | RX_RING_LEN_BITS);
1624 for (i = 0; i < 6; i++)
1625 lp->init_block.phys_addr[i] = dev->dev_addr[i];
1626 lp->init_block.rx_ring = (u32)le32_to_cpu(lp->dma_addr +
1627 offsetof(struct pcnet32_private, rx_ring));
1628 lp->init_block.tx_ring = (u32)le32_to_cpu(lp->dma_addr +
1629 offsetof(struct pcnet32_private, tx_ring));
1630 wmb(); /* Make sure all changes are visible */
1631 return 0;
1632}
1633
1634/* the pcnet32 has been issued a stop or reset. Wait for the stop bit
1635 * then flush the pending transmit operations, re-initialize the ring,
1636 * and tell the chip to initialize.
1637 */
1638static void
1639pcnet32_restart(struct net_device *dev, unsigned int csr0_bits)
1640{
1641 struct pcnet32_private *lp = dev->priv;
1642 unsigned long ioaddr = dev->base_addr;
1643 int i;
1644
1645 /* wait for stop */
1646 for (i=0; i<100; i++)
1647 if (lp->a.read_csr(ioaddr, 0) & 0x0004)
1648 break;
1649
1650 if (i >= 100 && netif_msg_drv(lp))
1651 printk(KERN_ERR "%s: pcnet32_restart timed out waiting for stop.\n",
1652 dev->name);
1653
1654 pcnet32_purge_tx_ring(dev);
1655 if (pcnet32_init_ring(dev))
1656 return;
1657
1658 /* ReInit Ring */
1659 lp->a.write_csr (ioaddr, 0, 1);
1660 i = 0;
1661 while (i++ < 1000)
1662 if (lp->a.read_csr (ioaddr, 0) & 0x0100)
1663 break;
1664
1665 lp->a.write_csr (ioaddr, 0, csr0_bits);
1666}
1667
1668
1669static void
1670pcnet32_tx_timeout (struct net_device *dev)
1671{
1672 struct pcnet32_private *lp = dev->priv;
1673 unsigned long ioaddr = dev->base_addr, flags;
1674
1675 spin_lock_irqsave(&lp->lock, flags);
1676 /* Transmitter timeout, serious problems. */
1677 if (pcnet32_debug & NETIF_MSG_DRV)
1678 printk(KERN_ERR "%s: transmit timed out, status %4.4x, resetting.\n",
1679 dev->name, lp->a.read_csr(ioaddr, 0));
1680 lp->a.write_csr (ioaddr, 0, 0x0004);
1681 lp->stats.tx_errors++;
1682 if (netif_msg_tx_err(lp)) {
1683 int i;
1684 printk(KERN_DEBUG " Ring data dump: dirty_tx %d cur_tx %d%s cur_rx %d.",
1685 lp->dirty_tx, lp->cur_tx, lp->tx_full ? " (full)" : "",
1686 lp->cur_rx);
1687 for (i = 0 ; i < RX_RING_SIZE; i++)
1688 printk("%s %08x %04x %08x %04x", i & 1 ? "" : "\n ",
1689 le32_to_cpu(lp->rx_ring[i].base),
1690 (-le16_to_cpu(lp->rx_ring[i].buf_length)) & 0xffff,
1691 le32_to_cpu(lp->rx_ring[i].msg_length),
1692 le16_to_cpu(lp->rx_ring[i].status));
1693 for (i = 0 ; i < TX_RING_SIZE; i++)
1694 printk("%s %08x %04x %08x %04x", i & 1 ? "" : "\n ",
1695 le32_to_cpu(lp->tx_ring[i].base),
1696 (-le16_to_cpu(lp->tx_ring[i].length)) & 0xffff,
1697 le32_to_cpu(lp->tx_ring[i].misc),
1698 le16_to_cpu(lp->tx_ring[i].status));
1699 printk("\n");
1700 }
1701 pcnet32_restart(dev, 0x0042);
1702
1703 dev->trans_start = jiffies;
1704 netif_wake_queue(dev);
1705
1706 spin_unlock_irqrestore(&lp->lock, flags);
1707}
1708
1709
1710static int
1711pcnet32_start_xmit(struct sk_buff *skb, struct net_device *dev)
1712{
1713 struct pcnet32_private *lp = dev->priv;
1714 unsigned long ioaddr = dev->base_addr;
1715 u16 status;
1716 int entry;
1717 unsigned long flags;
1718
1719 spin_lock_irqsave(&lp->lock, flags);
1720
1721 if (netif_msg_tx_queued(lp)) {
1722 printk(KERN_DEBUG "%s: pcnet32_start_xmit() called, csr0 %4.4x.\n",
1723 dev->name, lp->a.read_csr(ioaddr, 0));
1724 }
1725
1726 /* Default status -- will not enable Successful-TxDone
1727 * interrupt when that option is available to us.
1728 */
1729 status = 0x8300;
1730
1731 /* Fill in a Tx ring entry */
1732
1733 /* Mask to ring buffer boundary. */
1734 entry = lp->cur_tx & TX_RING_MOD_MASK;
1735
1736 /* Caution: the write order is important here, set the status
1737 * with the "ownership" bits last. */
1738
1739 lp->tx_ring[entry].length = le16_to_cpu(-skb->len);
1740
1741 lp->tx_ring[entry].misc = 0x00000000;
1742
1743 lp->tx_skbuff[entry] = skb;
1744 lp->tx_dma_addr[entry] = pci_map_single(lp->pci_dev, skb->data, skb->len,
1745 PCI_DMA_TODEVICE);
1746 lp->tx_ring[entry].base = (u32)le32_to_cpu(lp->tx_dma_addr[entry]);
1747 wmb(); /* Make sure owner changes after all others are visible */
1748 lp->tx_ring[entry].status = le16_to_cpu(status);
1749
1750 lp->cur_tx++;
1751 lp->stats.tx_bytes += skb->len;
1752
1753 /* Trigger an immediate send poll. */
1754 lp->a.write_csr (ioaddr, 0, 0x0048);
1755
1756 dev->trans_start = jiffies;
1757
1758 if (lp->tx_ring[(entry+1) & TX_RING_MOD_MASK].base != 0) {
1759 lp->tx_full = 1;
1760 netif_stop_queue(dev);
1761 }
1762 spin_unlock_irqrestore(&lp->lock, flags);
1763 return 0;
1764}
1765
1766/* The PCNET32 interrupt handler. */
1767static irqreturn_t
1768pcnet32_interrupt(int irq, void *dev_id, struct pt_regs * regs)
1769{
1770 struct net_device *dev = dev_id;
1771 struct pcnet32_private *lp;
1772 unsigned long ioaddr;
1773 u16 csr0,rap;
1774 int boguscnt = max_interrupt_work;
1775 int must_restart;
1776
1777 if (!dev) {
1778 if (pcnet32_debug & NETIF_MSG_INTR)
1779 printk (KERN_DEBUG "%s(): irq %d for unknown device\n",
1780 __FUNCTION__, irq);
1781 return IRQ_NONE;
1782 }
1783
1784 ioaddr = dev->base_addr;
1785 lp = dev->priv;
1786
1787 spin_lock(&lp->lock);
1788
1789 rap = lp->a.read_rap(ioaddr);
1790 while ((csr0 = lp->a.read_csr (ioaddr, 0)) & 0x8f00 && --boguscnt >= 0) {
1791 if (csr0 == 0xffff) {
1792 break; /* PCMCIA remove happened */
1793 }
1794 /* Acknowledge all of the current interrupt sources ASAP. */
1795 lp->a.write_csr (ioaddr, 0, csr0 & ~0x004f);
1796
1797 must_restart = 0;
1798
1799 if (netif_msg_intr(lp))
1800 printk(KERN_DEBUG "%s: interrupt csr0=%#2.2x new csr=%#2.2x.\n",
1801 dev->name, csr0, lp->a.read_csr (ioaddr, 0));
1802
1803 if (csr0 & 0x0400) /* Rx interrupt */
1804 pcnet32_rx(dev);
1805
1806 if (csr0 & 0x0200) { /* Tx-done interrupt */
1807 unsigned int dirty_tx = lp->dirty_tx;
1808 int delta;
1809
1810 while (dirty_tx != lp->cur_tx) {
1811 int entry = dirty_tx & TX_RING_MOD_MASK;
1812 int status = (short)le16_to_cpu(lp->tx_ring[entry].status);
1813
1814 if (status < 0)
1815 break; /* It still hasn't been Txed */
1816
1817 lp->tx_ring[entry].base = 0;
1818
1819 if (status & 0x4000) {
1820 /* There was an major error, log it. */
1821 int err_status = le32_to_cpu(lp->tx_ring[entry].misc);
1822 lp->stats.tx_errors++;
1823 if (netif_msg_tx_err(lp))
1824 printk(KERN_ERR "%s: Tx error status=%04x err_status=%08x\n",
1825 dev->name, status, err_status);
1826 if (err_status & 0x04000000) lp->stats.tx_aborted_errors++;
1827 if (err_status & 0x08000000) lp->stats.tx_carrier_errors++;
1828 if (err_status & 0x10000000) lp->stats.tx_window_errors++;
1829#ifndef DO_DXSUFLO
1830 if (err_status & 0x40000000) {
1831 lp->stats.tx_fifo_errors++;
1832 /* Ackk! On FIFO errors the Tx unit is turned off! */
1833 /* Remove this verbosity later! */
1834 if (netif_msg_tx_err(lp))
1835 printk(KERN_ERR "%s: Tx FIFO error! CSR0=%4.4x\n",
1836 dev->name, csr0);
1837 must_restart = 1;
1838 }
1839#else
1840 if (err_status & 0x40000000) {
1841 lp->stats.tx_fifo_errors++;
1842 if (! lp->dxsuflo) { /* If controller doesn't recover ... */
1843 /* Ackk! On FIFO errors the Tx unit is turned off! */
1844 /* Remove this verbosity later! */
1845 if (netif_msg_tx_err(lp))
1846 printk(KERN_ERR "%s: Tx FIFO error! CSR0=%4.4x\n",
1847 dev->name, csr0);
1848 must_restart = 1;
1849 }
1850 }
1851#endif
1852 } else {
1853 if (status & 0x1800)
1854 lp->stats.collisions++;
1855 lp->stats.tx_packets++;
1856 }
1857
1858 /* We must free the original skb */
1859 if (lp->tx_skbuff[entry]) {
1860 pci_unmap_single(lp->pci_dev, lp->tx_dma_addr[entry],
1861 lp->tx_skbuff[entry]->len, PCI_DMA_TODEVICE);
1862 dev_kfree_skb_irq(lp->tx_skbuff[entry]);
1863 lp->tx_skbuff[entry] = NULL;
1864 lp->tx_dma_addr[entry] = 0;
1865 }
1866 dirty_tx++;
1867 }
1868
1869 delta = (lp->cur_tx - dirty_tx) & (TX_RING_MOD_MASK + TX_RING_SIZE);
1870 if (delta > TX_RING_SIZE) {
1871 if (netif_msg_drv(lp))
1872 printk(KERN_ERR "%s: out-of-sync dirty pointer, %d vs. %d, full=%d.\n",
1873 dev->name, dirty_tx, lp->cur_tx, lp->tx_full);
1874 dirty_tx += TX_RING_SIZE;
1875 delta -= TX_RING_SIZE;
1876 }
1877
1878 if (lp->tx_full &&
1879 netif_queue_stopped(dev) &&
1880 delta < TX_RING_SIZE - 2) {
1881 /* The ring is no longer full, clear tbusy. */
1882 lp->tx_full = 0;
1883 netif_wake_queue (dev);
1884 }
1885 lp->dirty_tx = dirty_tx;
1886 }
1887
1888 /* Log misc errors. */
1889 if (csr0 & 0x4000) lp->stats.tx_errors++; /* Tx babble. */
1890 if (csr0 & 0x1000) {
1891 /*
1892 * this happens when our receive ring is full. This shouldn't
1893 * be a problem as we will see normal rx interrupts for the frames
1894 * in the receive ring. But there are some PCI chipsets (I can
1895 * reproduce this on SP3G with Intel saturn chipset) which have
1896 * sometimes problems and will fill up the receive ring with
1897 * error descriptors. In this situation we don't get a rx
1898 * interrupt, but a missed frame interrupt sooner or later.
1899 * So we try to clean up our receive ring here.
1900 */
1901 pcnet32_rx(dev);
1902 lp->stats.rx_errors++; /* Missed a Rx frame. */
1903 }
1904 if (csr0 & 0x0800) {
1905 if (netif_msg_drv(lp))
1906 printk(KERN_ERR "%s: Bus master arbitration failure, status %4.4x.\n",
1907 dev->name, csr0);
1908 /* unlike for the lance, there is no restart needed */
1909 }
1910
1911 if (must_restart) {
1912 /* reset the chip to clear the error condition, then restart */
1913 lp->a.reset(ioaddr);
1914 lp->a.write_csr(ioaddr, 4, 0x0915);
1915 pcnet32_restart(dev, 0x0002);
1916 netif_wake_queue(dev);
1917 }
1918 }
1919
1920 /* Set interrupt enable. */
1921 lp->a.write_csr (ioaddr, 0, 0x0040);
1922 lp->a.write_rap (ioaddr,rap);
1923
1924 if (netif_msg_intr(lp))
1925 printk(KERN_DEBUG "%s: exiting interrupt, csr0=%#4.4x.\n",
1926 dev->name, lp->a.read_csr (ioaddr, 0));
1927
1928 spin_unlock(&lp->lock);
1929
1930 return IRQ_HANDLED;
1931}
1932
1933static int
1934pcnet32_rx(struct net_device *dev)
1935{
1936 struct pcnet32_private *lp = dev->priv;
1937 int entry = lp->cur_rx & RX_RING_MOD_MASK;
1938 int boguscnt = RX_RING_SIZE / 2;
1939
1940 /* If we own the next entry, it's a new packet. Send it up. */
1941 while ((short)le16_to_cpu(lp->rx_ring[entry].status) >= 0) {
1942 int status = (short)le16_to_cpu(lp->rx_ring[entry].status) >> 8;
1943
1944 if (status != 0x03) { /* There was an error. */
1945 /*
1946 * There is a tricky error noted by John Murphy,
1947 * <murf@perftech.com> to Russ Nelson: Even with full-sized
1948 * buffers it's possible for a jabber packet to use two
1949 * buffers, with only the last correctly noting the error.
1950 */
1951 if (status & 0x01) /* Only count a general error at the */
1952 lp->stats.rx_errors++; /* end of a packet.*/
1953 if (status & 0x20) lp->stats.rx_frame_errors++;
1954 if (status & 0x10) lp->stats.rx_over_errors++;
1955 if (status & 0x08) lp->stats.rx_crc_errors++;
1956 if (status & 0x04) lp->stats.rx_fifo_errors++;
1957 lp->rx_ring[entry].status &= le16_to_cpu(0x03ff);
1958 } else {
1959 /* Malloc up new buffer, compatible with net-2e. */
1960 short pkt_len = (le32_to_cpu(lp->rx_ring[entry].msg_length) & 0xfff)-4;
1961 struct sk_buff *skb;
1962
1963 /* Discard oversize frames. */
1964 if (unlikely(pkt_len > PKT_BUF_SZ - 2)) {
1965 if (netif_msg_drv(lp))
1966 printk(KERN_ERR "%s: Impossible packet size %d!\n",
1967 dev->name, pkt_len);
1968 lp->stats.rx_errors++;
1969 } else if (pkt_len < 60) {
1970 if (netif_msg_rx_err(lp))
1971 printk(KERN_ERR "%s: Runt packet!\n", dev->name);
1972 lp->stats.rx_errors++;
1973 } else {
1974 int rx_in_place = 0;
1975
1976 if (pkt_len > rx_copybreak) {
1977 struct sk_buff *newskb;
1978
1979 if ((newskb = dev_alloc_skb(PKT_BUF_SZ))) {
1980 skb_reserve (newskb, 2);
1981 skb = lp->rx_skbuff[entry];
1982 pci_unmap_single(lp->pci_dev, lp->rx_dma_addr[entry],
1983 PKT_BUF_SZ-2, PCI_DMA_FROMDEVICE);
1984 skb_put (skb, pkt_len);
1985 lp->rx_skbuff[entry] = newskb;
1986 newskb->dev = dev;
1987 lp->rx_dma_addr[entry] =
689be439 1988 pci_map_single(lp->pci_dev, newskb->data,
1da177e4
LT		 1989 PKT_BUF_SZ-2, PCI_DMA_FROMDEVICE);
1990 lp->rx_ring[entry].base = le32_to_cpu(lp->rx_dma_addr[entry]);
1991 rx_in_place = 1;
1992 } else
1993 skb = NULL;
1994 } else {
1995 skb = dev_alloc_skb(pkt_len+2);
1996 }
1997
1998 if (skb == NULL) {
1999 int i;
2000 if (netif_msg_drv(lp))
2001 printk(KERN_ERR "%s: Memory squeeze, deferring packet.\n",
2002 dev->name);
2003 for (i = 0; i < RX_RING_SIZE; i++)
2004 if ((short)le16_to_cpu(lp->rx_ring[(entry+i)
2005 & RX_RING_MOD_MASK].status) < 0)
2006 break;
2007
2008 if (i > RX_RING_SIZE -2) {
2009 lp->stats.rx_dropped++;
2010 lp->rx_ring[entry].status |= le16_to_cpu(0x8000);
2011 wmb(); /* Make sure adapter sees owner change */
2012 lp->cur_rx++;
2013 }
2014 break;
2015 }
2016 skb->dev = dev;
2017 if (!rx_in_place) {
2018 skb_reserve(skb,2); /* 16 byte align */
2019 skb_put(skb,pkt_len); /* Make room */
2020 pci_dma_sync_single_for_cpu(lp->pci_dev,
2021 lp->rx_dma_addr[entry],
2022 PKT_BUF_SZ-2,
2023 PCI_DMA_FROMDEVICE);
2024 eth_copy_and_sum(skb,
689be439 2025 (unsigned char *)(lp->rx_skbuff[entry]->data),
1da177e4
LT		 2026 pkt_len,0);
2027 pci_dma_sync_single_for_device(lp->pci_dev,
2028 lp->rx_dma_addr[entry],
2029 PKT_BUF_SZ-2,
2030 PCI_DMA_FROMDEVICE);
2031 }
2032 lp->stats.rx_bytes += skb->len;
2033 skb->protocol=eth_type_trans(skb,dev);
2034 netif_rx(skb);
2035 dev->last_rx = jiffies;
2036 lp->stats.rx_packets++;
2037 }
2038 }
2039 /*
2040 * The docs say that the buffer length isn't touched, but Andrew Boyd
2041 * of QNX reports that some revs of the 79C965 clear it.
2042 */
2043 lp->rx_ring[entry].buf_length = le16_to_cpu(2-PKT_BUF_SZ);
2044 wmb(); /* Make sure owner changes after all others are visible */
2045 lp->rx_ring[entry].status |= le16_to_cpu(0x8000);
2046 entry = (++lp->cur_rx) & RX_RING_MOD_MASK;
2047 if (--boguscnt <= 0) break; /* don't stay in loop forever */
2048 }
2049
2050 return 0;
2051}
2052
2053static int
2054pcnet32_close(struct net_device *dev)
2055{
2056 unsigned long ioaddr = dev->base_addr;
2057 struct pcnet32_private *lp = dev->priv;
2058 int i;
2059 unsigned long flags;
2060
2061 del_timer_sync(&lp->watchdog_timer);
2062
2063 netif_stop_queue(dev);
2064
2065 spin_lock_irqsave(&lp->lock, flags);
2066
2067 lp->stats.rx_missed_errors = lp->a.read_csr (ioaddr, 112);
2068
2069 if (netif_msg_ifdown(lp))
2070 printk(KERN_DEBUG "%s: Shutting down ethercard, status was %2.2x.\n",
2071 dev->name, lp->a.read_csr (ioaddr, 0));
2072
2073 /* We stop the PCNET32 here -- it occasionally polls memory if we don't. */
2074 lp->a.write_csr (ioaddr, 0, 0x0004);
2075
2076 /*
2077 * Switch back to 16bit mode to avoid problems with dumb
2078 * DOS packet driver after a warm reboot
2079 */
2080 lp->a.write_bcr (ioaddr, 20, 4);
2081
2082 spin_unlock_irqrestore(&lp->lock, flags);
2083
2084 free_irq(dev->irq, dev);
2085
2086 spin_lock_irqsave(&lp->lock, flags);
2087
2088 /* free all allocated skbuffs */
2089 for (i = 0; i < RX_RING_SIZE; i++) {
2090 lp->rx_ring[i].status = 0;
2091 wmb(); /* Make sure adapter sees owner change */
2092 if (lp->rx_skbuff[i]) {
2093 pci_unmap_single(lp->pci_dev, lp->rx_dma_addr[i], PKT_BUF_SZ-2,
2094 PCI_DMA_FROMDEVICE);
2095 dev_kfree_skb(lp->rx_skbuff[i]);
2096 }
2097 lp->rx_skbuff[i] = NULL;
2098 lp->rx_dma_addr[i] = 0;
2099 }
2100
2101 for (i = 0; i < TX_RING_SIZE; i++) {
2102 lp->tx_ring[i].status = 0; /* CPU owns buffer */
2103 wmb(); /* Make sure adapter sees owner change */
2104 if (lp->tx_skbuff[i]) {
2105 pci_unmap_single(lp->pci_dev, lp->tx_dma_addr[i],
2106 lp->tx_skbuff[i]->len, PCI_DMA_TODEVICE);
2107 dev_kfree_skb(lp->tx_skbuff[i]);
2108 }
2109 lp->tx_skbuff[i] = NULL;
2110 lp->tx_dma_addr[i] = 0;
2111 }
2112
2113 spin_unlock_irqrestore(&lp->lock, flags);
2114
2115 return 0;
2116}
2117
2118static struct net_device_stats *
2119pcnet32_get_stats(struct net_device *dev)
2120{
2121 struct pcnet32_private *lp = dev->priv;
2122 unsigned long ioaddr = dev->base_addr;
2123 u16 saved_addr;
2124 unsigned long flags;
2125
2126 spin_lock_irqsave(&lp->lock, flags);
2127 saved_addr = lp->a.read_rap(ioaddr);
2128 lp->stats.rx_missed_errors = lp->a.read_csr (ioaddr, 112);
2129 lp->a.write_rap(ioaddr, saved_addr);
2130 spin_unlock_irqrestore(&lp->lock, flags);
2131
2132 return &lp->stats;
2133}
2134
2135/* taken from the sunlance driver, which it took from the depca driver */
2136static void pcnet32_load_multicast (struct net_device *dev)
2137{
2138 struct pcnet32_private *lp = dev->priv;
2139 volatile struct pcnet32_init_block *ib = &lp->init_block;
2140 volatile u16 *mcast_table = (u16 *)&ib->filter;
2141 struct dev_mc_list *dmi=dev->mc_list;
2142 char *addrs;
2143 int i;
2144 u32 crc;
2145
2146 /* set all multicast bits */
2147 if (dev->flags & IFF_ALLMULTI) {
2148 ib->filter[0] = 0xffffffff;
2149 ib->filter[1] = 0xffffffff;
2150 return;
2151 }
2152 /* clear the multicast filter */
2153 ib->filter[0] = 0;
2154 ib->filter[1] = 0;
2155
2156 /* Add addresses */
2157 for (i = 0; i < dev->mc_count; i++) {
2158 addrs = dmi->dmi_addr;
2159 dmi = dmi->next;
2160
2161 /* multicast address? */
2162 if (!(*addrs & 1))
2163 continue;
2164
2165 crc = ether_crc_le(6, addrs);
2166 crc = crc >> 26;
2167 mcast_table [crc >> 4] = le16_to_cpu(
2168 le16_to_cpu(mcast_table [crc >> 4]) | (1 << (crc & 0xf)));
2169 }
2170 return;
2171}
2172
2173
2174/*
2175 * Set or clear the multicast filter for this adaptor.
2176 */
2177static void pcnet32_set_multicast_list(struct net_device *dev)
2178{
2179 unsigned long ioaddr = dev->base_addr, flags;
2180 struct pcnet32_private *lp = dev->priv;
2181
2182 spin_lock_irqsave(&lp->lock, flags);
2183 if (dev->flags&IFF_PROMISC) {
2184 /* Log any net taps. */
2185 if (netif_msg_hw(lp))
2186 printk(KERN_INFO "%s: Promiscuous mode enabled.\n", dev->name);
2187 lp->init_block.mode = le16_to_cpu(0x8000 | (lp->options & PCNET32_PORT_PORTSEL) << 7);
2188 } else {
2189 lp->init_block.mode = le16_to_cpu((lp->options & PCNET32_PORT_PORTSEL) << 7);
2190 pcnet32_load_multicast (dev);
2191 }
2192
2193 lp->a.write_csr (ioaddr, 0, 0x0004); /* Temporarily stop the lance. */
2194 pcnet32_restart(dev, 0x0042); /* Resume normal operation */
2195 netif_wake_queue(dev);
2196
2197 spin_unlock_irqrestore(&lp->lock, flags);
2198}
2199
2200/* This routine assumes that the lp->lock is held */
2201static int mdio_read(struct net_device *dev, int phy_id, int reg_num)
2202{
2203 struct pcnet32_private *lp = dev->priv;
2204 unsigned long ioaddr = dev->base_addr;
2205 u16 val_out;
2206
2207 if (!lp->mii)
2208 return 0;
2209
2210 lp->a.write_bcr(ioaddr, 33, ((phy_id & 0x1f) << 5) | (reg_num & 0x1f));
2211 val_out = lp->a.read_bcr(ioaddr, 34);
2212
2213 return val_out;
2214}
2215
2216/* This routine assumes that the lp->lock is held */
2217static void mdio_write(struct net_device *dev, int phy_id, int reg_num, int val)
2218{
2219 struct pcnet32_private *lp = dev->priv;
2220 unsigned long ioaddr = dev->base_addr;
2221
2222 if (!lp->mii)
2223 return;
2224
2225 lp->a.write_bcr(ioaddr, 33, ((phy_id & 0x1f) << 5) | (reg_num & 0x1f));
2226 lp->a.write_bcr(ioaddr, 34, val);
2227}
2228
2229static int pcnet32_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2230{
2231 struct pcnet32_private *lp = dev->priv;
2232 int rc;
2233 unsigned long flags;
2234
2235 /* SIOC[GS]MIIxxx ioctls */
2236 if (lp->mii) {
2237 spin_lock_irqsave(&lp->lock, flags);
2238 rc = generic_mii_ioctl(&lp->mii_if, if_mii(rq), cmd, NULL);
2239 spin_unlock_irqrestore(&lp->lock, flags);
2240 } else {
2241 rc = -EOPNOTSUPP;
2242 }
2243
2244 return rc;
2245}
2246
2247static void pcnet32_watchdog(struct net_device *dev)
2248{
2249 struct pcnet32_private *lp = dev->priv;
2250 unsigned long flags;
2251
2252 /* Print the link status if it has changed */
2253 if (lp->mii) {
2254 spin_lock_irqsave(&lp->lock, flags);
2255 mii_check_media (&lp->mii_if, netif_msg_link(lp), 0);
2256 spin_unlock_irqrestore(&lp->lock, flags);
2257 }
2258
2259 mod_timer (&(lp->watchdog_timer), PCNET32_WATCHDOG_TIMEOUT);
2260}
2261
2262static void __devexit pcnet32_remove_one(struct pci_dev *pdev)
2263{
2264 struct net_device *dev = pci_get_drvdata(pdev);
2265
2266 if (dev) {
2267 struct pcnet32_private *lp = dev->priv;
2268
2269 unregister_netdev(dev);
2270 release_region(dev->base_addr, PCNET32_TOTAL_SIZE);
2271 pci_free_consistent(lp->pci_dev, sizeof(*lp), lp, lp->dma_addr);
2272 free_netdev(dev);
2273 pci_disable_device(pdev);
2274 pci_set_drvdata(pdev, NULL);
2275 }
2276}
2277
2278static struct pci_driver pcnet32_driver = {
2279 .name = DRV_NAME,
2280 .probe = pcnet32_probe_pci,
2281 .remove = __devexit_p(pcnet32_remove_one),
2282 .id_table = pcnet32_pci_tbl,
2283};
2284
2285/* An additional parameter that may be passed in... */
2286static int debug = -1;
2287static int tx_start_pt = -1;
2288static int pcnet32_have_pci;
2289
2290module_param(debug, int, 0);
2291MODULE_PARM_DESC(debug, DRV_NAME " debug level");
2292module_param(max_interrupt_work, int, 0);
2293MODULE_PARM_DESC(max_interrupt_work, DRV_NAME " maximum events handled per interrupt");
2294module_param(rx_copybreak, int, 0);
2295MODULE_PARM_DESC(rx_copybreak, DRV_NAME " copy breakpoint for copy-only-tiny-frames");
2296module_param(tx_start_pt, int, 0);
2297MODULE_PARM_DESC(tx_start_pt, DRV_NAME " transmit start point (0-3)");
2298module_param(pcnet32vlb, int, 0);
2299MODULE_PARM_DESC(pcnet32vlb, DRV_NAME " Vesa local bus (VLB) support (0/1)");
2300module_param_array(options, int, NULL, 0);
2301MODULE_PARM_DESC(options, DRV_NAME " initial option setting(s) (0-15)");
2302module_param_array(full_duplex, int, NULL, 0);
2303MODULE_PARM_DESC(full_duplex, DRV_NAME " full duplex setting(s) (1)");
2304/* Module Parameter for HomePNA cards added by Patrick Simmons, 2004 */
2305module_param_array(homepna, int, NULL, 0);
2306MODULE_PARM_DESC(homepna, DRV_NAME " mode for 79C978 cards (1 for HomePNA, 0 for Ethernet, default Ethernet");
2307
2308MODULE_AUTHOR("Thomas Bogendoerfer");
2309MODULE_DESCRIPTION("Driver for PCnet32 and PCnetPCI based ethercards");
2310MODULE_LICENSE("GPL");
2311
2312#define PCNET32_MSG_DEFAULT (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK)
2313
2314static int __init pcnet32_init_module(void)
2315{
2316 printk(KERN_INFO "%s", version);
2317
2318 pcnet32_debug = netif_msg_init(debug, PCNET32_MSG_DEFAULT);
2319
2320 if ((tx_start_pt >= 0) && (tx_start_pt <= 3))
2321 tx_start = tx_start_pt;
2322
2323 /* find the PCI devices */
2324 if (!pci_module_init(&pcnet32_driver))
2325 pcnet32_have_pci = 1;
2326
2327 /* should we find any remaining VLbus devices ? */
2328 if (pcnet32vlb)
2329 pcnet32_probe_vlbus();
2330
2331 if (cards_found && (pcnet32_debug & NETIF_MSG_PROBE))
2332 printk(KERN_INFO PFX "%d cards_found.\n", cards_found);
2333
2334 return (pcnet32_have_pci + cards_found) ? 0 : -ENODEV;
2335}
2336
2337static void __exit pcnet32_cleanup_module(void)
2338{
2339 struct net_device *next_dev;
2340
2341 while (pcnet32_dev) {
2342 struct pcnet32_private *lp = pcnet32_dev->priv;
2343 next_dev = lp->next;
2344 unregister_netdev(pcnet32_dev);
2345 release_region(pcnet32_dev->base_addr, PCNET32_TOTAL_SIZE);
2346 pci_free_consistent(lp->pci_dev, sizeof(*lp), lp, lp->dma_addr);
2347 free_netdev(pcnet32_dev);
2348 pcnet32_dev = next_dev;
2349 }
2350
2351 if (pcnet32_have_pci)
2352 pci_unregister_driver(&pcnet32_driver);
2353}
2354
2355module_init(pcnet32_init_module);
2356module_exit(pcnet32_cleanup_module);
2357
2358/*
2359 * Local variables:
2360 * c-indent-level: 4
2361 * tab-width: 8
2362 * End:
2363 */
Linux 6.x block layer and io_uring tree(s)