Merge branch 'x86/prototypes' into x86-v28-for-linus-phase1
[linux-2.6-block.git] / drivers / net / netxen / netxen_nic_phan_reg.h
CommitLineData
3d396eb1
AK
1/*
2 * Copyright (C) 2003 - 2006 NetXen, Inc.
3 * All rights reserved.
4790654c 4 *
3d396eb1
AK
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
cb8011ad 9 *
3d396eb1
AK
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
cb8011ad 14 *
3d396eb1
AK
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
18 * MA 02111-1307, USA.
4790654c 19 *
3d396eb1
AK
20 * The full GNU General Public License is included in this distribution
21 * in the file called LICENSE.
4790654c 22 *
3d396eb1
AK
23 * Contact Information:
24 * info@netxen.com
25 * NetXen,
26 * 3965 Freedom Circle, Fourth floor,
27 * Santa Clara, CA 95054
28 */
29
30#ifndef __NIC_PHAN_REG_H_
31#define __NIC_PHAN_REG_H_
32
4790654c 33/*
3d396eb1
AK
34 * CRB Registers or queue message done only at initialization time.
35 */
ed25ffa1
AK
36#define NIC_CRB_BASE NETXEN_CAM_RAM(0x200)
37#define NETXEN_NIC_REG(X) (NIC_CRB_BASE+(X))
3d396eb1 38
ed25ffa1
AK
39#define CRB_PHAN_CNTRL_LO_OFFSET NETXEN_NIC_REG(0x00)
40#define CRB_PHAN_CNTRL_HI_OFFSET NETXEN_NIC_REG(0x04)
41#define CRB_CMD_PRODUCER_OFFSET NETXEN_NIC_REG(0x08)
42#define CRB_CMD_CONSUMER_OFFSET NETXEN_NIC_REG(0x0c)
43#define CRB_PAUSE_ADDR_LO NETXEN_NIC_REG(0x10) /* C0 EPG BUG */
44#define CRB_PAUSE_ADDR_HI NETXEN_NIC_REG(0x14)
e4c93c81
DP
45#define NX_CDRP_CRB_OFFSET NETXEN_NIC_REG(0x18)
46#define NX_ARG1_CRB_OFFSET NETXEN_NIC_REG(0x1c)
47#define NX_ARG2_CRB_OFFSET NETXEN_NIC_REG(0x20)
48#define NX_ARG3_CRB_OFFSET NETXEN_NIC_REG(0x24)
49#define NX_SIGN_CRB_OFFSET NETXEN_NIC_REG(0x28)
ed25ffa1
AK
50#define CRB_CMD_INTR_LOOP NETXEN_NIC_REG(0x20) /* 4 regs for perf */
51#define CRB_CMD_DMA_LOOP NETXEN_NIC_REG(0x24)
52#define CRB_RCV_INTR_LOOP NETXEN_NIC_REG(0x28)
53#define CRB_RCV_DMA_LOOP NETXEN_NIC_REG(0x2c)
54#define CRB_ENABLE_TX_INTR NETXEN_NIC_REG(0x30) /* phantom init status */
55#define CRB_MMAP_ADDR_3 NETXEN_NIC_REG(0x34)
56#define CRB_CMDPEG_CMDRING NETXEN_NIC_REG(0x38)
57#define CRB_HOST_DUMMY_BUF_ADDR_HI NETXEN_NIC_REG(0x3c)
58#define CRB_HOST_DUMMY_BUF_ADDR_LO NETXEN_NIC_REG(0x40)
59#define CRB_MMAP_ADDR_0 NETXEN_NIC_REG(0x44)
60#define CRB_MMAP_ADDR_1 NETXEN_NIC_REG(0x48)
61#define CRB_MMAP_ADDR_2 NETXEN_NIC_REG(0x4c)
62#define CRB_CMDPEG_STATE NETXEN_NIC_REG(0x50)
63#define CRB_MMAP_SIZE_0 NETXEN_NIC_REG(0x54)
64#define CRB_MMAP_SIZE_1 NETXEN_NIC_REG(0x58)
65#define CRB_MMAP_SIZE_2 NETXEN_NIC_REG(0x5c)
66#define CRB_MMAP_SIZE_3 NETXEN_NIC_REG(0x60)
67#define CRB_GLOBAL_INT_COAL NETXEN_NIC_REG(0x64) /* interrupt coalescing */
68#define CRB_INT_COAL_MODE NETXEN_NIC_REG(0x68)
69#define CRB_MAX_RCV_BUFS NETXEN_NIC_REG(0x6c)
70#define CRB_TX_INT_THRESHOLD NETXEN_NIC_REG(0x70)
71#define CRB_RX_PKT_TIMER NETXEN_NIC_REG(0x74)
72#define CRB_TX_PKT_TIMER NETXEN_NIC_REG(0x78)
73#define CRB_RX_PKT_CNT NETXEN_NIC_REG(0x7c)
74#define CRB_RX_TMR_CNT NETXEN_NIC_REG(0x80)
75#define CRB_RX_LRO_TIMER NETXEN_NIC_REG(0x84)
76#define CRB_RX_LRO_MID_TIMER NETXEN_NIC_REG(0x88)
77#define CRB_DMA_MAX_RCV_BUFS NETXEN_NIC_REG(0x8c)
78#define CRB_MAX_DMA_ENTRIES NETXEN_NIC_REG(0x90)
c9fc891f
DP
79#define CRB_XG_STATE NETXEN_NIC_REG(0x94) /* XG Link status */
80#define CRB_XG_STATE_P3 NETXEN_NIC_REG(0x98) /* XG PF Link status */
ed25ffa1
AK
81#define CRB_AGENT_TX_SIZE NETXEN_NIC_REG(0x9c)
82#define CRB_AGENT_TX_TYPE NETXEN_NIC_REG(0xa0)
83#define CRB_AGENT_TX_ADDR NETXEN_NIC_REG(0xa4)
84#define CRB_AGENT_TX_MSS NETXEN_NIC_REG(0xa8)
85#define CRB_TX_STATE NETXEN_NIC_REG(0xac) /* Debug -performance */
86#define CRB_TX_COUNT NETXEN_NIC_REG(0xb0)
87#define CRB_RX_STATE NETXEN_NIC_REG(0xb4)
88#define CRB_RX_PERF_DEBUG_1 NETXEN_NIC_REG(0xb8)
89#define CRB_RX_LRO_CONTROL NETXEN_NIC_REG(0xbc) /* LRO On/OFF */
90#define CRB_RX_LRO_START_NUM NETXEN_NIC_REG(0xc0)
91#define CRB_MPORT_MODE NETXEN_NIC_REG(0xc4) /* Multiport Mode */
92#define CRB_CMD_RING_SIZE NETXEN_NIC_REG(0xc8)
93#define CRB_INT_VECTOR NETXEN_NIC_REG(0xd4)
94#define CRB_CTX_RESET NETXEN_NIC_REG(0xd8)
95#define CRB_HOST_STS_PROD NETXEN_NIC_REG(0xdc)
96#define CRB_HOST_STS_CONS NETXEN_NIC_REG(0xe0)
97#define CRB_PEG_CMD_PROD NETXEN_NIC_REG(0xe4)
24a7a455
DP
98#define CRB_PF_LINK_SPEED_1 NETXEN_NIC_REG(0xe8)
99#define CRB_PF_LINK_SPEED_2 NETXEN_NIC_REG(0xec)
ed25ffa1
AK
100#define CRB_HOST_BUFFER_CONS NETXEN_NIC_REG(0xf0)
101#define CRB_JUMBO_BUFFER_PROD NETXEN_NIC_REG(0xf4)
102#define CRB_JUMBO_BUFFER_CONS NETXEN_NIC_REG(0xf8)
e4c93c81 103#define CRB_HOST_DUMMY_BUF NETXEN_NIC_REG(0xfc)
3d396eb1 104
7830b22c 105#define CRB_RCVPEG_STATE NETXEN_NIC_REG(0x13c)
ed25ffa1
AK
106#define CRB_CMD_PRODUCER_OFFSET_1 NETXEN_NIC_REG(0x1ac)
107#define CRB_CMD_CONSUMER_OFFSET_1 NETXEN_NIC_REG(0x1b0)
3176ff3e
MT
108#define CRB_CMD_PRODUCER_OFFSET_2 NETXEN_NIC_REG(0x1b8)
109#define CRB_CMD_CONSUMER_OFFSET_2 NETXEN_NIC_REG(0x1bc)
110
111// 1c0 to 1cc used for signature reg
112#define CRB_CMD_PRODUCER_OFFSET_3 NETXEN_NIC_REG(0x1d0)
113#define CRB_CMD_CONSUMER_OFFSET_3 NETXEN_NIC_REG(0x1d4)
ed25ffa1 114#define CRB_TEMP_STATE NETXEN_NIC_REG(0x1b4)
3d396eb1 115
6c80b18d
MT
116#define CRB_V2P_0 NETXEN_NIC_REG(0x290)
117#define CRB_V2P_1 NETXEN_NIC_REG(0x294)
118#define CRB_V2P_2 NETXEN_NIC_REG(0x298)
119#define CRB_V2P_3 NETXEN_NIC_REG(0x29c)
120#define CRB_V2P(port) (CRB_V2P_0+((port)*4))
121#define CRB_DRIVER_VERSION NETXEN_NIC_REG(0x2a0)
2d1a3bbd 122/* sw int status/mask registers */
123#define CRB_SW_INT_MASK_0 NETXEN_NIC_REG(0x1d8)
124#define CRB_SW_INT_MASK_1 NETXEN_NIC_REG(0x1e0)
125#define CRB_SW_INT_MASK_2 NETXEN_NIC_REG(0x1e4)
126#define CRB_SW_INT_MASK_3 NETXEN_NIC_REG(0x1e8)
127
9dc28efe
DP
128#define CRB_MAC_BLOCK_START NETXEN_CAM_RAM(0x1c0)
129
2d1a3bbd 130/*
131 * capabilities register, can be used to selectively enable/disable features
132 * for backward compability
133 */
134#define CRB_NIC_CAPABILITIES_HOST NETXEN_NIC_REG(0x1a8)
135#define CRB_NIC_CAPABILITIES_FW NETXEN_NIC_REG(0x1dc)
443be796
DP
136#define CRB_NIC_MSI_MODE_HOST NETXEN_NIC_REG(0x270)
137#define CRB_NIC_MSI_MODE_FW NETXEN_NIC_REG(0x274)
2d1a3bbd 138
139#define INTR_SCHEME_PERPORT 0x1
443be796 140#define MSI_MODE_MULTIFUNC 0x1
6c80b18d 141
0c25cfe1
LCMT
142/* used for ethtool tests */
143#define CRB_SCRATCHPAD_TEST NETXEN_NIC_REG(0x280)
144
3d396eb1
AK
145/*
146 * CrbPortPhanCntrHi/Lo is used to pass the address of HostPhantomIndex address
147 * which can be read by the Phantom host to get producer/consumer indexes from
148 * Phantom/Casper. If it is not HOST_SHARED_MEMORY, then the following
149 * registers will be used for the addresses of the ring's shared memory
150 * on the Phantom.
151 */
152
ed25ffa1
AK
153#define nx_get_temp_val(x) ((x) >> 16)
154#define nx_get_temp_state(x) ((x) & 0xffff)
155#define nx_encode_temp(val, state) (((val) << 16) | (state))
3d396eb1 156
3d396eb1 157/*
ed25ffa1 158 * CRB registers used by the receive peg logic.
3d396eb1
AK
159 */
160
161struct netxen_recv_crb {
7830b22c
DP
162 u32 crb_rcv_producer[NUM_RCV_DESC_RINGS];
163 u32 crb_sts_consumer;
3d396eb1
AK
164};
165
cb8011ad
AK
166/*
167 * Temperature control.
168 */
169enum {
170 NX_TEMP_NORMAL = 0x1, /* Normal operating range */
171 NX_TEMP_WARN, /* Sound alert, temperature getting high */
172 NX_TEMP_PANIC /* Fatal error, hardware has shut down. */
173};
174
3d396eb1 175#endif /* __NIC_PHAN_REG_H_ */