Commit | Line | Data |
---|---|---|
9a799d71 AK |
1 | /******************************************************************************* |
2 | ||
3 | Intel 10 Gigabit PCI Express Linux driver | |
a52055e0 | 4 | Copyright(c) 1999 - 2011 Intel Corporation. |
9a799d71 AK |
5 | |
6 | This program is free software; you can redistribute it and/or modify it | |
7 | under the terms and conditions of the GNU General Public License, | |
8 | version 2, as published by the Free Software Foundation. | |
9 | ||
10 | This program is distributed in the hope it will be useful, but WITHOUT | |
11 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | more details. | |
14 | ||
15 | You should have received a copy of the GNU General Public License along with | |
16 | this program; if not, write to the Free Software Foundation, Inc., | |
17 | 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. | |
18 | ||
19 | The full GNU General Public License is included in this distribution in | |
20 | the file called "COPYING". | |
21 | ||
22 | Contact Information: | |
9a799d71 AK |
23 | e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> |
24 | Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
25 | ||
26 | *******************************************************************************/ | |
27 | ||
28 | #include <linux/pci.h> | |
29 | #include <linux/delay.h> | |
30 | #include <linux/sched.h> | |
31 | ||
9c8eb720 | 32 | #include "ixgbe.h" |
9a799d71 AK |
33 | #include "ixgbe_phy.h" |
34 | ||
35 | #define IXGBE_82598_MAX_TX_QUEUES 32 | |
36 | #define IXGBE_82598_MAX_RX_QUEUES 64 | |
37 | #define IXGBE_82598_RAR_ENTRIES 16 | |
2c5645cf CL |
38 | #define IXGBE_82598_MC_TBL_SIZE 128 |
39 | #define IXGBE_82598_VFT_TBL_SIZE 128 | |
9a799d71 | 40 | |
8620a103 | 41 | static s32 ixgbe_setup_copper_link_82598(struct ixgbe_hw *hw, |
21ce849b MC |
42 | ixgbe_link_speed speed, |
43 | bool autoneg, | |
44 | bool autoneg_wait_to_complete); | |
c4900be0 DS |
45 | static s32 ixgbe_read_i2c_eeprom_82598(struct ixgbe_hw *hw, u8 byte_offset, |
46 | u8 *eeprom_data); | |
9a799d71 | 47 | |
202ff1ec MC |
48 | /** |
49 | * ixgbe_set_pcie_completion_timeout - set pci-e completion timeout | |
50 | * @hw: pointer to the HW structure | |
51 | * | |
52 | * The defaults for 82598 should be in the range of 50us to 50ms, | |
53 | * however the hardware default for these parts is 500us to 1ms which is less | |
54 | * than the 10ms recommended by the pci-e spec. To address this we need to | |
55 | * increase the value to either 10ms to 250ms for capability version 1 config, | |
56 | * or 16ms to 55ms for version 2. | |
57 | **/ | |
7b25cdba | 58 | static void ixgbe_set_pcie_completion_timeout(struct ixgbe_hw *hw) |
202ff1ec MC |
59 | { |
60 | struct ixgbe_adapter *adapter = hw->back; | |
61 | u32 gcr = IXGBE_READ_REG(hw, IXGBE_GCR); | |
62 | u16 pcie_devctl2; | |
63 | ||
64 | /* only take action if timeout value is defaulted to 0 */ | |
65 | if (gcr & IXGBE_GCR_CMPL_TMOUT_MASK) | |
66 | goto out; | |
67 | ||
68 | /* | |
69 | * if capababilities version is type 1 we can write the | |
70 | * timeout of 10ms to 250ms through the GCR register | |
71 | */ | |
72 | if (!(gcr & IXGBE_GCR_CAP_VER2)) { | |
73 | gcr |= IXGBE_GCR_CMPL_TMOUT_10ms; | |
74 | goto out; | |
75 | } | |
76 | ||
77 | /* | |
78 | * for version 2 capabilities we need to write the config space | |
79 | * directly in order to set the completion timeout value for | |
80 | * 16ms to 55ms | |
81 | */ | |
82 | pci_read_config_word(adapter->pdev, | |
83 | IXGBE_PCI_DEVICE_CONTROL2, &pcie_devctl2); | |
84 | pcie_devctl2 |= IXGBE_PCI_DEVICE_CONTROL2_16ms; | |
85 | pci_write_config_word(adapter->pdev, | |
86 | IXGBE_PCI_DEVICE_CONTROL2, pcie_devctl2); | |
87 | out: | |
88 | /* disable completion timeout resend */ | |
89 | gcr &= ~IXGBE_GCR_CMPL_TMOUT_RESEND; | |
90 | IXGBE_WRITE_REG(hw, IXGBE_GCR, gcr); | |
91 | } | |
92 | ||
eb7f139c PWJ |
93 | /** |
94 | * ixgbe_get_pcie_msix_count_82598 - Gets MSI-X vector count | |
95 | * @hw: pointer to hardware structure | |
96 | * | |
97 | * Read PCIe configuration space, and get the MSI-X vector count from | |
98 | * the capabilities table. | |
99 | **/ | |
1aef47c4 | 100 | static u16 ixgbe_get_pcie_msix_count_82598(struct ixgbe_hw *hw) |
eb7f139c PWJ |
101 | { |
102 | struct ixgbe_adapter *adapter = hw->back; | |
103 | u16 msix_count; | |
104 | pci_read_config_word(adapter->pdev, IXGBE_PCIE_MSIX_82598_CAPS, | |
105 | &msix_count); | |
106 | msix_count &= IXGBE_PCIE_MSIX_TBL_SZ_MASK; | |
107 | ||
108 | /* MSI-X count is zero-based in HW, so increment to give proper value */ | |
109 | msix_count++; | |
110 | ||
111 | return msix_count; | |
112 | } | |
113 | ||
c44ade9e JB |
114 | /** |
115 | */ | |
9a799d71 | 116 | static s32 ixgbe_get_invariants_82598(struct ixgbe_hw *hw) |
04f165ef PW |
117 | { |
118 | struct ixgbe_mac_info *mac = &hw->mac; | |
119 | ||
120 | /* Call PHY identify routine to get the phy type */ | |
121 | ixgbe_identify_phy_generic(hw); | |
122 | ||
123 | mac->mcft_size = IXGBE_82598_MC_TBL_SIZE; | |
124 | mac->vft_size = IXGBE_82598_VFT_TBL_SIZE; | |
125 | mac->num_rar_entries = IXGBE_82598_RAR_ENTRIES; | |
126 | mac->max_rx_queues = IXGBE_82598_MAX_RX_QUEUES; | |
127 | mac->max_tx_queues = IXGBE_82598_MAX_TX_QUEUES; | |
128 | mac->max_msix_vectors = ixgbe_get_pcie_msix_count_82598(hw); | |
129 | ||
130 | return 0; | |
131 | } | |
132 | ||
133 | /** | |
134 | * ixgbe_init_phy_ops_82598 - PHY/SFP specific init | |
135 | * @hw: pointer to hardware structure | |
136 | * | |
137 | * Initialize any function pointers that were not able to be | |
138 | * set during get_invariants because the PHY/SFP type was | |
139 | * not known. Perform the SFP init if necessary. | |
140 | * | |
141 | **/ | |
7b25cdba | 142 | static s32 ixgbe_init_phy_ops_82598(struct ixgbe_hw *hw) |
9a799d71 | 143 | { |
c44ade9e JB |
144 | struct ixgbe_mac_info *mac = &hw->mac; |
145 | struct ixgbe_phy_info *phy = &hw->phy; | |
c4900be0 DS |
146 | s32 ret_val = 0; |
147 | u16 list_offset, data_offset; | |
c44ade9e | 148 | |
04f165ef PW |
149 | /* Identify the PHY */ |
150 | phy->ops.identify(hw); | |
03cfa205 | 151 | |
04f165ef PW |
152 | /* Overwrite the link function pointers if copper PHY */ |
153 | if (mac->ops.get_media_type(hw) == ixgbe_media_type_copper) { | |
154 | mac->ops.setup_link = &ixgbe_setup_copper_link_82598; | |
04f165ef | 155 | mac->ops.get_link_capabilities = |
a391f1d5 | 156 | &ixgbe_get_copper_link_capabilities_generic; |
04f165ef | 157 | } |
c44ade9e | 158 | |
04f165ef | 159 | switch (hw->phy.type) { |
0befdb3e JB |
160 | case ixgbe_phy_tn: |
161 | phy->ops.check_link = &ixgbe_check_phy_link_tnx; | |
162 | phy->ops.get_firmware_version = | |
163 | &ixgbe_get_phy_firmware_version_tnx; | |
164 | break; | |
c4900be0 DS |
165 | case ixgbe_phy_nl: |
166 | phy->ops.reset = &ixgbe_reset_phy_nl; | |
167 | ||
168 | /* Call SFP+ identify routine to get the SFP+ module type */ | |
169 | ret_val = phy->ops.identify_sfp(hw); | |
170 | if (ret_val != 0) | |
171 | goto out; | |
172 | else if (hw->phy.sfp_type == ixgbe_sfp_type_unknown) { | |
173 | ret_val = IXGBE_ERR_SFP_NOT_SUPPORTED; | |
174 | goto out; | |
175 | } | |
176 | ||
177 | /* Check to see if SFP+ module is supported */ | |
178 | ret_val = ixgbe_get_sfp_init_sequence_offsets(hw, | |
04f165ef PW |
179 | &list_offset, |
180 | &data_offset); | |
c4900be0 DS |
181 | if (ret_val != 0) { |
182 | ret_val = IXGBE_ERR_SFP_NOT_SUPPORTED; | |
183 | goto out; | |
184 | } | |
185 | break; | |
c44ade9e JB |
186 | default: |
187 | break; | |
188 | } | |
189 | ||
c4900be0 DS |
190 | out: |
191 | return ret_val; | |
9a799d71 AK |
192 | } |
193 | ||
202ff1ec MC |
194 | /** |
195 | * ixgbe_start_hw_82598 - Prepare hardware for Tx/Rx | |
196 | * @hw: pointer to hardware structure | |
197 | * | |
198 | * Starts the hardware using the generic start_hw function. | |
199 | * Then set pcie completion timeout | |
200 | **/ | |
7b25cdba | 201 | static s32 ixgbe_start_hw_82598(struct ixgbe_hw *hw) |
202ff1ec MC |
202 | { |
203 | s32 ret_val = 0; | |
204 | ||
205 | ret_val = ixgbe_start_hw_generic(hw); | |
206 | ||
207 | /* set the completion timeout for interface */ | |
208 | if (ret_val == 0) | |
209 | ixgbe_set_pcie_completion_timeout(hw); | |
210 | ||
211 | return ret_val; | |
212 | } | |
213 | ||
9a799d71 | 214 | /** |
c44ade9e | 215 | * ixgbe_get_link_capabilities_82598 - Determines link capabilities |
9a799d71 AK |
216 | * @hw: pointer to hardware structure |
217 | * @speed: pointer to link speed | |
218 | * @autoneg: boolean auto-negotiation value | |
219 | * | |
c44ade9e | 220 | * Determines the link capabilities by reading the AUTOC register. |
9a799d71 | 221 | **/ |
c44ade9e | 222 | static s32 ixgbe_get_link_capabilities_82598(struct ixgbe_hw *hw, |
b4617240 PW |
223 | ixgbe_link_speed *speed, |
224 | bool *autoneg) | |
9a799d71 AK |
225 | { |
226 | s32 status = 0; | |
1eb99d5a | 227 | u32 autoc = 0; |
9a799d71 | 228 | |
3201d313 PWJ |
229 | /* |
230 | * Determine link capabilities based on the stored value of AUTOC, | |
1eb99d5a PW |
231 | * which represents EEPROM defaults. If AUTOC value has not been |
232 | * stored, use the current register value. | |
3201d313 | 233 | */ |
1eb99d5a PW |
234 | if (hw->mac.orig_link_settings_stored) |
235 | autoc = hw->mac.orig_autoc; | |
236 | else | |
237 | autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); | |
238 | ||
239 | switch (autoc & IXGBE_AUTOC_LMS_MASK) { | |
9a799d71 AK |
240 | case IXGBE_AUTOC_LMS_1G_LINK_NO_AN: |
241 | *speed = IXGBE_LINK_SPEED_1GB_FULL; | |
242 | *autoneg = false; | |
243 | break; | |
244 | ||
245 | case IXGBE_AUTOC_LMS_10G_LINK_NO_AN: | |
246 | *speed = IXGBE_LINK_SPEED_10GB_FULL; | |
247 | *autoneg = false; | |
248 | break; | |
249 | ||
250 | case IXGBE_AUTOC_LMS_1G_AN: | |
251 | *speed = IXGBE_LINK_SPEED_1GB_FULL; | |
252 | *autoneg = true; | |
253 | break; | |
254 | ||
255 | case IXGBE_AUTOC_LMS_KX4_AN: | |
256 | case IXGBE_AUTOC_LMS_KX4_AN_1G_AN: | |
257 | *speed = IXGBE_LINK_SPEED_UNKNOWN; | |
1eb99d5a | 258 | if (autoc & IXGBE_AUTOC_KX4_SUPP) |
9a799d71 | 259 | *speed |= IXGBE_LINK_SPEED_10GB_FULL; |
1eb99d5a | 260 | if (autoc & IXGBE_AUTOC_KX_SUPP) |
9a799d71 AK |
261 | *speed |= IXGBE_LINK_SPEED_1GB_FULL; |
262 | *autoneg = true; | |
263 | break; | |
264 | ||
265 | default: | |
266 | status = IXGBE_ERR_LINK_SETUP; | |
267 | break; | |
268 | } | |
269 | ||
270 | return status; | |
271 | } | |
272 | ||
9a799d71 AK |
273 | /** |
274 | * ixgbe_get_media_type_82598 - Determines media type | |
275 | * @hw: pointer to hardware structure | |
276 | * | |
277 | * Returns the media type (fiber, copper, backplane) | |
278 | **/ | |
279 | static enum ixgbe_media_type ixgbe_get_media_type_82598(struct ixgbe_hw *hw) | |
280 | { | |
281 | enum ixgbe_media_type media_type; | |
282 | ||
037c6d0a ET |
283 | /* Detect if there is a copper PHY attached. */ |
284 | switch (hw->phy.type) { | |
285 | case ixgbe_phy_cu_unknown: | |
286 | case ixgbe_phy_tn: | |
287 | case ixgbe_phy_aq: | |
288 | media_type = ixgbe_media_type_copper; | |
289 | goto out; | |
290 | default: | |
291 | break; | |
292 | } | |
293 | ||
9a799d71 AK |
294 | /* Media type for I82598 is based on device ID */ |
295 | switch (hw->device_id) { | |
1e336d0f | 296 | case IXGBE_DEV_ID_82598: |
2f21bdd3 | 297 | case IXGBE_DEV_ID_82598_BX: |
037c6d0a | 298 | /* Default device ID is mezzanine card KX/KX4 */ |
1e336d0f DS |
299 | media_type = ixgbe_media_type_backplane; |
300 | break; | |
9a799d71 AK |
301 | case IXGBE_DEV_ID_82598AF_DUAL_PORT: |
302 | case IXGBE_DEV_ID_82598AF_SINGLE_PORT: | |
c4900be0 DS |
303 | case IXGBE_DEV_ID_82598_DA_DUAL_PORT: |
304 | case IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM: | |
b95f5fcb | 305 | case IXGBE_DEV_ID_82598EB_XF_LR: |
c4900be0 | 306 | case IXGBE_DEV_ID_82598EB_SFP_LOM: |
9a799d71 AK |
307 | media_type = ixgbe_media_type_fiber; |
308 | break; | |
6b1be199 PWJ |
309 | case IXGBE_DEV_ID_82598EB_CX4: |
310 | case IXGBE_DEV_ID_82598_CX4_DUAL_PORT: | |
311 | media_type = ixgbe_media_type_cx4; | |
312 | break; | |
0befdb3e | 313 | case IXGBE_DEV_ID_82598AT: |
3845bec0 | 314 | case IXGBE_DEV_ID_82598AT2: |
0befdb3e JB |
315 | media_type = ixgbe_media_type_copper; |
316 | break; | |
9a799d71 AK |
317 | default: |
318 | media_type = ixgbe_media_type_unknown; | |
319 | break; | |
320 | } | |
037c6d0a | 321 | out: |
9a799d71 AK |
322 | return media_type; |
323 | } | |
324 | ||
c44ade9e | 325 | /** |
0ecc061d | 326 | * ixgbe_fc_enable_82598 - Enable flow control |
c44ade9e JB |
327 | * @hw: pointer to hardware structure |
328 | * @packetbuf_num: packet buffer number (0-7) | |
329 | * | |
0ecc061d | 330 | * Enable flow control according to the current settings. |
c44ade9e | 331 | **/ |
0ecc061d | 332 | static s32 ixgbe_fc_enable_82598(struct ixgbe_hw *hw, s32 packetbuf_num) |
c44ade9e | 333 | { |
0ecc061d PWJ |
334 | s32 ret_val = 0; |
335 | u32 fctrl_reg; | |
c44ade9e | 336 | u32 rmcs_reg; |
0ecc061d | 337 | u32 reg; |
16b61beb | 338 | u32 rx_pba_size; |
a626e847 DS |
339 | u32 link_speed = 0; |
340 | bool link_up; | |
c44ade9e | 341 | |
620fa036 MC |
342 | #ifdef CONFIG_DCB |
343 | if (hw->fc.requested_mode == ixgbe_fc_pfc) | |
344 | goto out; | |
345 | ||
346 | #endif /* CONFIG_DCB */ | |
a626e847 DS |
347 | /* |
348 | * On 82598 having Rx FC on causes resets while doing 1G | |
349 | * so if it's on turn it off once we know link_speed. For | |
350 | * more details see 82598 Specification update. | |
351 | */ | |
352 | hw->mac.ops.check_link(hw, &link_speed, &link_up, false); | |
353 | if (link_up && link_speed == IXGBE_LINK_SPEED_1GB_FULL) { | |
354 | switch (hw->fc.requested_mode) { | |
355 | case ixgbe_fc_full: | |
356 | hw->fc.requested_mode = ixgbe_fc_tx_pause; | |
357 | break; | |
358 | case ixgbe_fc_rx_pause: | |
359 | hw->fc.requested_mode = ixgbe_fc_none; | |
360 | break; | |
361 | default: | |
362 | /* no change */ | |
363 | break; | |
364 | } | |
365 | } | |
366 | ||
620fa036 MC |
367 | /* Negotiate the fc mode to use */ |
368 | ret_val = ixgbe_fc_autoneg(hw); | |
0b0c2b31 | 369 | if (ret_val == IXGBE_ERR_FLOW_CONTROL) |
620fa036 MC |
370 | goto out; |
371 | ||
372 | /* Disable any previous flow control settings */ | |
0ecc061d PWJ |
373 | fctrl_reg = IXGBE_READ_REG(hw, IXGBE_FCTRL); |
374 | fctrl_reg &= ~(IXGBE_FCTRL_RFCE | IXGBE_FCTRL_RPFCE); | |
c44ade9e JB |
375 | |
376 | rmcs_reg = IXGBE_READ_REG(hw, IXGBE_RMCS); | |
377 | rmcs_reg &= ~(IXGBE_RMCS_TFCE_PRIORITY | IXGBE_RMCS_TFCE_802_3X); | |
378 | ||
379 | /* | |
0ecc061d | 380 | * The possible values of fc.current_mode are: |
c44ade9e | 381 | * 0: Flow control is completely disabled |
0ecc061d PWJ |
382 | * 1: Rx flow control is enabled (we can receive pause frames, |
383 | * but not send pause frames). | |
620fa036 | 384 | * 2: Tx flow control is enabled (we can send pause frames but |
0ecc061d | 385 | * we do not support receiving pause frames). |
c44ade9e | 386 | * 3: Both Rx and Tx flow control (symmetric) are enabled. |
620fa036 MC |
387 | #ifdef CONFIG_DCB |
388 | * 4: Priority Flow Control is enabled. | |
389 | #endif | |
0b0c2b31 | 390 | * other: Invalid. |
c44ade9e | 391 | */ |
0ecc061d | 392 | switch (hw->fc.current_mode) { |
c44ade9e | 393 | case ixgbe_fc_none: |
620fa036 MC |
394 | /* |
395 | * Flow control is disabled by software override or autoneg. | |
396 | * The code below will actually disable it in the HW. | |
397 | */ | |
c44ade9e JB |
398 | break; |
399 | case ixgbe_fc_rx_pause: | |
400 | /* | |
0ecc061d PWJ |
401 | * Rx Flow control is enabled and Tx Flow control is |
402 | * disabled by software override. Since there really | |
403 | * isn't a way to advertise that we are capable of RX | |
404 | * Pause ONLY, we will advertise that we support both | |
405 | * symmetric and asymmetric Rx PAUSE. Later, we will | |
406 | * disable the adapter's ability to send PAUSE frames. | |
c44ade9e | 407 | */ |
0ecc061d | 408 | fctrl_reg |= IXGBE_FCTRL_RFCE; |
c44ade9e JB |
409 | break; |
410 | case ixgbe_fc_tx_pause: | |
411 | /* | |
0ecc061d PWJ |
412 | * Tx Flow control is enabled, and Rx Flow control is |
413 | * disabled by software override. | |
c44ade9e JB |
414 | */ |
415 | rmcs_reg |= IXGBE_RMCS_TFCE_802_3X; | |
416 | break; | |
417 | case ixgbe_fc_full: | |
0ecc061d PWJ |
418 | /* Flow control (both Rx and Tx) is enabled by SW override. */ |
419 | fctrl_reg |= IXGBE_FCTRL_RFCE; | |
c44ade9e JB |
420 | rmcs_reg |= IXGBE_RMCS_TFCE_802_3X; |
421 | break; | |
620fa036 MC |
422 | #ifdef CONFIG_DCB |
423 | case ixgbe_fc_pfc: | |
424 | goto out; | |
425 | break; | |
426 | #endif /* CONFIG_DCB */ | |
c44ade9e | 427 | default: |
c44ade9e | 428 | hw_dbg(hw, "Flow control param set incorrectly\n"); |
539e5f02 | 429 | ret_val = IXGBE_ERR_CONFIG; |
0ecc061d | 430 | goto out; |
c44ade9e JB |
431 | break; |
432 | } | |
433 | ||
620fa036 | 434 | /* Set 802.3x based flow control settings. */ |
2132d381 | 435 | fctrl_reg |= IXGBE_FCTRL_DPF; |
0ecc061d | 436 | IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl_reg); |
c44ade9e JB |
437 | IXGBE_WRITE_REG(hw, IXGBE_RMCS, rmcs_reg); |
438 | ||
0ecc061d PWJ |
439 | /* Set up and enable Rx high/low water mark thresholds, enable XON. */ |
440 | if (hw->fc.current_mode & ixgbe_fc_tx_pause) { | |
16b61beb JF |
441 | rx_pba_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(packetbuf_num)); |
442 | rx_pba_size >>= IXGBE_RXPBSIZE_SHIFT; | |
443 | ||
444 | reg = (rx_pba_size - hw->fc.low_water) << 6; | |
445 | if (hw->fc.send_xon) | |
446 | reg |= IXGBE_FCRTL_XONE; | |
0b0c2b31 | 447 | |
16b61beb JF |
448 | IXGBE_WRITE_REG(hw, IXGBE_FCRTL(packetbuf_num), reg); |
449 | ||
0b0c2b31 | 450 | reg = (rx_pba_size - hw->fc.high_water) << 6; |
16b61beb | 451 | reg |= IXGBE_FCRTH_FCEN; |
0ecc061d | 452 | |
16b61beb | 453 | IXGBE_WRITE_REG(hw, IXGBE_FCRTH(packetbuf_num), reg); |
c44ade9e JB |
454 | } |
455 | ||
0ecc061d | 456 | /* Configure pause time (2 TCs per register) */ |
264857b8 | 457 | reg = IXGBE_READ_REG(hw, IXGBE_FCTTV(packetbuf_num / 2)); |
0ecc061d PWJ |
458 | if ((packetbuf_num & 1) == 0) |
459 | reg = (reg & 0xFFFF0000) | hw->fc.pause_time; | |
460 | else | |
461 | reg = (reg & 0x0000FFFF) | (hw->fc.pause_time << 16); | |
462 | IXGBE_WRITE_REG(hw, IXGBE_FCTTV(packetbuf_num / 2), reg); | |
463 | ||
c44ade9e JB |
464 | IXGBE_WRITE_REG(hw, IXGBE_FCRTV, (hw->fc.pause_time >> 1)); |
465 | ||
0ecc061d PWJ |
466 | out: |
467 | return ret_val; | |
468 | } | |
469 | ||
9a799d71 | 470 | /** |
8620a103 | 471 | * ixgbe_start_mac_link_82598 - Configures MAC link settings |
9a799d71 AK |
472 | * @hw: pointer to hardware structure |
473 | * | |
474 | * Configures link settings based on values in the ixgbe_hw struct. | |
475 | * Restarts the link. Performs autonegotiation if needed. | |
476 | **/ | |
8620a103 MC |
477 | static s32 ixgbe_start_mac_link_82598(struct ixgbe_hw *hw, |
478 | bool autoneg_wait_to_complete) | |
9a799d71 AK |
479 | { |
480 | u32 autoc_reg; | |
481 | u32 links_reg; | |
482 | u32 i; | |
483 | s32 status = 0; | |
484 | ||
9a799d71 | 485 | /* Restart link */ |
3201d313 | 486 | autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC); |
9a799d71 AK |
487 | autoc_reg |= IXGBE_AUTOC_AN_RESTART; |
488 | IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg); | |
489 | ||
490 | /* Only poll for autoneg to complete if specified to do so */ | |
8620a103 | 491 | if (autoneg_wait_to_complete) { |
3201d313 PWJ |
492 | if ((autoc_reg & IXGBE_AUTOC_LMS_MASK) == |
493 | IXGBE_AUTOC_LMS_KX4_AN || | |
494 | (autoc_reg & IXGBE_AUTOC_LMS_MASK) == | |
495 | IXGBE_AUTOC_LMS_KX4_AN_1G_AN) { | |
9a799d71 AK |
496 | links_reg = 0; /* Just in case Autoneg time = 0 */ |
497 | for (i = 0; i < IXGBE_AUTO_NEG_TIME; i++) { | |
498 | links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS); | |
499 | if (links_reg & IXGBE_LINKS_KX_AN_COMP) | |
500 | break; | |
501 | msleep(100); | |
502 | } | |
503 | if (!(links_reg & IXGBE_LINKS_KX_AN_COMP)) { | |
504 | status = IXGBE_ERR_AUTONEG_NOT_COMPLETE; | |
c44ade9e | 505 | hw_dbg(hw, "Autonegotiation did not complete.\n"); |
9a799d71 AK |
506 | } |
507 | } | |
508 | } | |
509 | ||
9a799d71 AK |
510 | /* Add delay to filter out noises during initial link setup */ |
511 | msleep(50); | |
512 | ||
513 | return status; | |
514 | } | |
515 | ||
734e979f MC |
516 | /** |
517 | * ixgbe_validate_link_ready - Function looks for phy link | |
518 | * @hw: pointer to hardware structure | |
519 | * | |
520 | * Function indicates success when phy link is available. If phy is not ready | |
521 | * within 5 seconds of MAC indicating link, the function returns error. | |
522 | **/ | |
523 | static s32 ixgbe_validate_link_ready(struct ixgbe_hw *hw) | |
524 | { | |
525 | u32 timeout; | |
526 | u16 an_reg; | |
527 | ||
528 | if (hw->device_id != IXGBE_DEV_ID_82598AT2) | |
529 | return 0; | |
530 | ||
531 | for (timeout = 0; | |
532 | timeout < IXGBE_VALIDATE_LINK_READY_TIMEOUT; timeout++) { | |
533 | hw->phy.ops.read_reg(hw, MDIO_STAT1, MDIO_MMD_AN, &an_reg); | |
534 | ||
535 | if ((an_reg & MDIO_AN_STAT1_COMPLETE) && | |
536 | (an_reg & MDIO_STAT1_LSTATUS)) | |
537 | break; | |
538 | ||
539 | msleep(100); | |
540 | } | |
541 | ||
542 | if (timeout == IXGBE_VALIDATE_LINK_READY_TIMEOUT) { | |
543 | hw_dbg(hw, "Link was indicated but link is down\n"); | |
544 | return IXGBE_ERR_LINK_SETUP; | |
545 | } | |
546 | ||
547 | return 0; | |
548 | } | |
549 | ||
9a799d71 AK |
550 | /** |
551 | * ixgbe_check_mac_link_82598 - Get link/speed status | |
552 | * @hw: pointer to hardware structure | |
553 | * @speed: pointer to link speed | |
554 | * @link_up: true is link is up, false otherwise | |
cf8280ee | 555 | * @link_up_wait_to_complete: bool used to wait for link up or not |
9a799d71 AK |
556 | * |
557 | * Reads the links register to determine if link is up and the current speed | |
558 | **/ | |
b4617240 PW |
559 | static s32 ixgbe_check_mac_link_82598(struct ixgbe_hw *hw, |
560 | ixgbe_link_speed *speed, bool *link_up, | |
561 | bool link_up_wait_to_complete) | |
9a799d71 AK |
562 | { |
563 | u32 links_reg; | |
cf8280ee | 564 | u32 i; |
c4900be0 DS |
565 | u16 link_reg, adapt_comp_reg; |
566 | ||
567 | /* | |
568 | * SERDES PHY requires us to read link status from register 0xC79F. | |
569 | * Bit 0 set indicates link is up/ready; clear indicates link down. | |
570 | * 0xC00C is read to check that the XAUI lanes are active. Bit 0 | |
571 | * clear indicates active; set indicates inactive. | |
572 | */ | |
573 | if (hw->phy.type == ixgbe_phy_nl) { | |
6b73e10d BH |
574 | hw->phy.ops.read_reg(hw, 0xC79F, MDIO_MMD_PMAPMD, &link_reg); |
575 | hw->phy.ops.read_reg(hw, 0xC79F, MDIO_MMD_PMAPMD, &link_reg); | |
576 | hw->phy.ops.read_reg(hw, 0xC00C, MDIO_MMD_PMAPMD, | |
c4900be0 DS |
577 | &adapt_comp_reg); |
578 | if (link_up_wait_to_complete) { | |
579 | for (i = 0; i < IXGBE_LINK_UP_TIME; i++) { | |
580 | if ((link_reg & 1) && | |
581 | ((adapt_comp_reg & 1) == 0)) { | |
582 | *link_up = true; | |
583 | break; | |
584 | } else { | |
585 | *link_up = false; | |
586 | } | |
587 | msleep(100); | |
588 | hw->phy.ops.read_reg(hw, 0xC79F, | |
6b73e10d | 589 | MDIO_MMD_PMAPMD, |
c4900be0 DS |
590 | &link_reg); |
591 | hw->phy.ops.read_reg(hw, 0xC00C, | |
6b73e10d | 592 | MDIO_MMD_PMAPMD, |
c4900be0 DS |
593 | &adapt_comp_reg); |
594 | } | |
595 | } else { | |
596 | if ((link_reg & 1) && ((adapt_comp_reg & 1) == 0)) | |
597 | *link_up = true; | |
598 | else | |
599 | *link_up = false; | |
600 | } | |
601 | ||
602 | if (*link_up == false) | |
603 | goto out; | |
604 | } | |
9a799d71 AK |
605 | |
606 | links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS); | |
cf8280ee JB |
607 | if (link_up_wait_to_complete) { |
608 | for (i = 0; i < IXGBE_LINK_UP_TIME; i++) { | |
609 | if (links_reg & IXGBE_LINKS_UP) { | |
610 | *link_up = true; | |
611 | break; | |
612 | } else { | |
613 | *link_up = false; | |
614 | } | |
615 | msleep(100); | |
616 | links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS); | |
617 | } | |
618 | } else { | |
619 | if (links_reg & IXGBE_LINKS_UP) | |
620 | *link_up = true; | |
621 | else | |
622 | *link_up = false; | |
623 | } | |
9a799d71 AK |
624 | |
625 | if (links_reg & IXGBE_LINKS_SPEED) | |
626 | *speed = IXGBE_LINK_SPEED_10GB_FULL; | |
627 | else | |
628 | *speed = IXGBE_LINK_SPEED_1GB_FULL; | |
629 | ||
734e979f MC |
630 | if ((hw->device_id == IXGBE_DEV_ID_82598AT2) && (*link_up == true) && |
631 | (ixgbe_validate_link_ready(hw) != 0)) | |
632 | *link_up = false; | |
633 | ||
620fa036 MC |
634 | /* if link is down, zero out the current_mode */ |
635 | if (*link_up == false) { | |
636 | hw->fc.current_mode = ixgbe_fc_none; | |
637 | hw->fc.fc_was_autonegged = false; | |
638 | } | |
c4900be0 | 639 | out: |
9a799d71 AK |
640 | return 0; |
641 | } | |
642 | ||
643 | /** | |
8620a103 | 644 | * ixgbe_setup_mac_link_82598 - Set MAC link speed |
9a799d71 AK |
645 | * @hw: pointer to hardware structure |
646 | * @speed: new link speed | |
647 | * @autoneg: true if auto-negotiation enabled | |
037c6d0a | 648 | * @autoneg_wait_to_complete: true when waiting for completion is needed |
9a799d71 AK |
649 | * |
650 | * Set the link speed in the AUTOC register and restarts link. | |
651 | **/ | |
8620a103 | 652 | static s32 ixgbe_setup_mac_link_82598(struct ixgbe_hw *hw, |
3201d313 PWJ |
653 | ixgbe_link_speed speed, bool autoneg, |
654 | bool autoneg_wait_to_complete) | |
9a799d71 | 655 | { |
3201d313 PWJ |
656 | s32 status = 0; |
657 | ixgbe_link_speed link_capabilities = IXGBE_LINK_SPEED_UNKNOWN; | |
658 | u32 curr_autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); | |
659 | u32 autoc = curr_autoc; | |
660 | u32 link_mode = autoc & IXGBE_AUTOC_LMS_MASK; | |
9a799d71 | 661 | |
3201d313 PWJ |
662 | /* Check to see if speed passed in is supported. */ |
663 | ixgbe_get_link_capabilities_82598(hw, &link_capabilities, &autoneg); | |
664 | speed &= link_capabilities; | |
665 | ||
666 | if (speed == IXGBE_LINK_SPEED_UNKNOWN) | |
9a799d71 | 667 | status = IXGBE_ERR_LINK_SETUP; |
3201d313 PWJ |
668 | |
669 | /* Set KX4/KX support according to speed requested */ | |
670 | else if (link_mode == IXGBE_AUTOC_LMS_KX4_AN || | |
671 | link_mode == IXGBE_AUTOC_LMS_KX4_AN_1G_AN) { | |
672 | autoc &= ~IXGBE_AUTOC_KX4_KX_SUPP_MASK; | |
673 | if (speed & IXGBE_LINK_SPEED_10GB_FULL) | |
674 | autoc |= IXGBE_AUTOC_KX4_SUPP; | |
675 | if (speed & IXGBE_LINK_SPEED_1GB_FULL) | |
676 | autoc |= IXGBE_AUTOC_KX_SUPP; | |
677 | if (autoc != curr_autoc) | |
678 | IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc); | |
9a799d71 AK |
679 | } |
680 | ||
681 | if (status == 0) { | |
9a799d71 AK |
682 | /* |
683 | * Setup and restart the link based on the new values in | |
684 | * ixgbe_hw This will write the AUTOC register based on the new | |
685 | * stored values | |
686 | */ | |
037c6d0a ET |
687 | status = ixgbe_start_mac_link_82598(hw, |
688 | autoneg_wait_to_complete); | |
9a799d71 AK |
689 | } |
690 | ||
691 | return status; | |
692 | } | |
693 | ||
694 | ||
695 | /** | |
8620a103 | 696 | * ixgbe_setup_copper_link_82598 - Set the PHY autoneg advertised field |
9a799d71 AK |
697 | * @hw: pointer to hardware structure |
698 | * @speed: new link speed | |
699 | * @autoneg: true if autonegotiation enabled | |
700 | * @autoneg_wait_to_complete: true if waiting is needed to complete | |
701 | * | |
702 | * Sets the link speed in the AUTOC register in the MAC and restarts link. | |
703 | **/ | |
8620a103 | 704 | static s32 ixgbe_setup_copper_link_82598(struct ixgbe_hw *hw, |
b4617240 PW |
705 | ixgbe_link_speed speed, |
706 | bool autoneg, | |
707 | bool autoneg_wait_to_complete) | |
9a799d71 | 708 | { |
c44ade9e | 709 | s32 status; |
9a799d71 AK |
710 | |
711 | /* Setup the PHY according to input speed */ | |
b4617240 PW |
712 | status = hw->phy.ops.setup_link_speed(hw, speed, autoneg, |
713 | autoneg_wait_to_complete); | |
3957d63d | 714 | /* Set up MAC */ |
8620a103 | 715 | ixgbe_start_mac_link_82598(hw, autoneg_wait_to_complete); |
9a799d71 AK |
716 | |
717 | return status; | |
718 | } | |
719 | ||
720 | /** | |
721 | * ixgbe_reset_hw_82598 - Performs hardware reset | |
722 | * @hw: pointer to hardware structure | |
723 | * | |
c44ade9e | 724 | * Resets the hardware by resetting the transmit and receive units, masks and |
9a799d71 AK |
725 | * clears all interrupts, performing a PHY reset, and performing a link (MAC) |
726 | * reset. | |
727 | **/ | |
728 | static s32 ixgbe_reset_hw_82598(struct ixgbe_hw *hw) | |
729 | { | |
730 | s32 status = 0; | |
8ca783ab | 731 | s32 phy_status = 0; |
9a799d71 AK |
732 | u32 ctrl; |
733 | u32 gheccr; | |
734 | u32 i; | |
735 | u32 autoc; | |
736 | u8 analog_val; | |
737 | ||
738 | /* Call adapter stop to disable tx/rx and clear interrupts */ | |
c44ade9e | 739 | hw->mac.ops.stop_adapter(hw); |
9a799d71 AK |
740 | |
741 | /* | |
c44ade9e JB |
742 | * Power up the Atlas Tx lanes if they are currently powered down. |
743 | * Atlas Tx lanes are powered down for MAC loopback tests, but | |
9a799d71 AK |
744 | * they are not automatically restored on reset. |
745 | */ | |
c44ade9e | 746 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, &analog_val); |
9a799d71 | 747 | if (analog_val & IXGBE_ATLAS_PDN_TX_REG_EN) { |
c44ade9e JB |
748 | /* Enable Tx Atlas so packets can be transmitted again */ |
749 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, | |
750 | &analog_val); | |
9a799d71 | 751 | analog_val &= ~IXGBE_ATLAS_PDN_TX_REG_EN; |
c44ade9e JB |
752 | hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, |
753 | analog_val); | |
9a799d71 | 754 | |
c44ade9e JB |
755 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_10G, |
756 | &analog_val); | |
9a799d71 | 757 | analog_val &= ~IXGBE_ATLAS_PDN_TX_10G_QL_ALL; |
c44ade9e JB |
758 | hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_10G, |
759 | analog_val); | |
9a799d71 | 760 | |
c44ade9e JB |
761 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_1G, |
762 | &analog_val); | |
9a799d71 | 763 | analog_val &= ~IXGBE_ATLAS_PDN_TX_1G_QL_ALL; |
c44ade9e JB |
764 | hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_1G, |
765 | analog_val); | |
9a799d71 | 766 | |
c44ade9e JB |
767 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_AN, |
768 | &analog_val); | |
9a799d71 | 769 | analog_val &= ~IXGBE_ATLAS_PDN_TX_AN_QL_ALL; |
c44ade9e JB |
770 | hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_AN, |
771 | analog_val); | |
9a799d71 AK |
772 | } |
773 | ||
774 | /* Reset PHY */ | |
04f165ef PW |
775 | if (hw->phy.reset_disable == false) { |
776 | /* PHY ops must be identified and initialized prior to reset */ | |
777 | ||
778 | /* Init PHY and function pointers, perform SFP setup */ | |
8ca783ab DS |
779 | phy_status = hw->phy.ops.init(hw); |
780 | if (phy_status == IXGBE_ERR_SFP_NOT_SUPPORTED) | |
04f165ef | 781 | goto reset_hw_out; |
8ca783ab DS |
782 | else if (phy_status == IXGBE_ERR_SFP_NOT_PRESENT) |
783 | goto no_phy_reset; | |
784 | ||
c44ade9e | 785 | hw->phy.ops.reset(hw); |
04f165ef | 786 | } |
9a799d71 | 787 | |
8ca783ab | 788 | no_phy_reset: |
9a799d71 AK |
789 | /* |
790 | * Prevent the PCI-E bus from from hanging by disabling PCI-E master | |
791 | * access and verify no pending requests before reset | |
792 | */ | |
a4297dc2 | 793 | ixgbe_disable_pcie_master(hw); |
9a799d71 | 794 | |
a4297dc2 | 795 | mac_reset_top: |
9a799d71 AK |
796 | /* |
797 | * Issue global reset to the MAC. This needs to be a SW reset. | |
798 | * If link reset is used, it might reset the MAC when mng is using it | |
799 | */ | |
800 | ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL); | |
801 | IXGBE_WRITE_REG(hw, IXGBE_CTRL, (ctrl | IXGBE_CTRL_RST)); | |
802 | IXGBE_WRITE_FLUSH(hw); | |
803 | ||
804 | /* Poll for reset bit to self-clear indicating reset is complete */ | |
805 | for (i = 0; i < 10; i++) { | |
806 | udelay(1); | |
807 | ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL); | |
808 | if (!(ctrl & IXGBE_CTRL_RST)) | |
809 | break; | |
810 | } | |
811 | if (ctrl & IXGBE_CTRL_RST) { | |
812 | status = IXGBE_ERR_RESET_FAILED; | |
813 | hw_dbg(hw, "Reset polling failed to complete.\n"); | |
814 | } | |
815 | ||
a4297dc2 ET |
816 | /* |
817 | * Double resets are required for recovery from certain error | |
818 | * conditions. Between resets, it is necessary to stall to allow time | |
819 | * for any pending HW events to complete. We use 1usec since that is | |
820 | * what is needed for ixgbe_disable_pcie_master(). The second reset | |
821 | * then clears out any effects of those events. | |
822 | */ | |
823 | if (hw->mac.flags & IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) { | |
824 | hw->mac.flags &= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED; | |
825 | udelay(1); | |
826 | goto mac_reset_top; | |
827 | } | |
828 | ||
9a799d71 AK |
829 | msleep(50); |
830 | ||
831 | gheccr = IXGBE_READ_REG(hw, IXGBE_GHECCR); | |
832 | gheccr &= ~((1 << 21) | (1 << 18) | (1 << 9) | (1 << 6)); | |
833 | IXGBE_WRITE_REG(hw, IXGBE_GHECCR, gheccr); | |
834 | ||
835 | /* | |
3201d313 PWJ |
836 | * Store the original AUTOC value if it has not been |
837 | * stored off yet. Otherwise restore the stored original | |
838 | * AUTOC value since the reset operation sets back to deaults. | |
9a799d71 AK |
839 | */ |
840 | autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); | |
3201d313 PWJ |
841 | if (hw->mac.orig_link_settings_stored == false) { |
842 | hw->mac.orig_autoc = autoc; | |
843 | hw->mac.orig_link_settings_stored = true; | |
844 | } else if (autoc != hw->mac.orig_autoc) { | |
845 | IXGBE_WRITE_REG(hw, IXGBE_AUTOC, hw->mac.orig_autoc); | |
9a799d71 AK |
846 | } |
847 | ||
278675d8 ET |
848 | /* Store the permanent mac address */ |
849 | hw->mac.ops.get_mac_addr(hw, hw->mac.perm_addr); | |
850 | ||
aca6bee7 WJP |
851 | /* |
852 | * Store MAC address from RAR0, clear receive address registers, and | |
853 | * clear the multicast table | |
854 | */ | |
855 | hw->mac.ops.init_rx_addrs(hw); | |
856 | ||
04f165ef | 857 | reset_hw_out: |
8ca783ab DS |
858 | if (phy_status) |
859 | status = phy_status; | |
860 | ||
9a799d71 AK |
861 | return status; |
862 | } | |
863 | ||
c44ade9e JB |
864 | /** |
865 | * ixgbe_set_vmdq_82598 - Associate a VMDq set index with a rx address | |
866 | * @hw: pointer to hardware struct | |
867 | * @rar: receive address register index to associate with a VMDq index | |
868 | * @vmdq: VMDq set index | |
869 | **/ | |
e855aac8 | 870 | static s32 ixgbe_set_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq) |
c44ade9e JB |
871 | { |
872 | u32 rar_high; | |
c700f4e6 ET |
873 | u32 rar_entries = hw->mac.num_rar_entries; |
874 | ||
875 | /* Make sure we are using a valid rar index range */ | |
876 | if (rar >= rar_entries) { | |
877 | hw_dbg(hw, "RAR index %d is out of range.\n", rar); | |
878 | return IXGBE_ERR_INVALID_ARGUMENT; | |
879 | } | |
c44ade9e JB |
880 | |
881 | rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar)); | |
882 | rar_high &= ~IXGBE_RAH_VIND_MASK; | |
883 | rar_high |= ((vmdq << IXGBE_RAH_VIND_SHIFT) & IXGBE_RAH_VIND_MASK); | |
884 | IXGBE_WRITE_REG(hw, IXGBE_RAH(rar), rar_high); | |
885 | return 0; | |
886 | } | |
887 | ||
888 | /** | |
889 | * ixgbe_clear_vmdq_82598 - Disassociate a VMDq set index from an rx address | |
890 | * @hw: pointer to hardware struct | |
891 | * @rar: receive address register index to associate with a VMDq index | |
892 | * @vmdq: VMDq clear index (not used in 82598, but elsewhere) | |
893 | **/ | |
894 | static s32 ixgbe_clear_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq) | |
895 | { | |
896 | u32 rar_high; | |
897 | u32 rar_entries = hw->mac.num_rar_entries; | |
898 | ||
c700f4e6 ET |
899 | |
900 | /* Make sure we are using a valid rar index range */ | |
901 | if (rar >= rar_entries) { | |
c44ade9e | 902 | hw_dbg(hw, "RAR index %d is out of range.\n", rar); |
c700f4e6 ET |
903 | return IXGBE_ERR_INVALID_ARGUMENT; |
904 | } | |
905 | ||
906 | rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar)); | |
907 | if (rar_high & IXGBE_RAH_VIND_MASK) { | |
908 | rar_high &= ~IXGBE_RAH_VIND_MASK; | |
909 | IXGBE_WRITE_REG(hw, IXGBE_RAH(rar), rar_high); | |
c44ade9e JB |
910 | } |
911 | ||
912 | return 0; | |
913 | } | |
914 | ||
915 | /** | |
916 | * ixgbe_set_vfta_82598 - Set VLAN filter table | |
917 | * @hw: pointer to hardware structure | |
918 | * @vlan: VLAN id to write to VLAN filter | |
919 | * @vind: VMDq output index that maps queue to VLAN id in VFTA | |
920 | * @vlan_on: boolean flag to turn on/off VLAN in VFTA | |
921 | * | |
922 | * Turn on/off specified VLAN in the VLAN filter table. | |
923 | **/ | |
e855aac8 HE |
924 | static s32 ixgbe_set_vfta_82598(struct ixgbe_hw *hw, u32 vlan, u32 vind, |
925 | bool vlan_on) | |
c44ade9e JB |
926 | { |
927 | u32 regindex; | |
928 | u32 bitindex; | |
929 | u32 bits; | |
930 | u32 vftabyte; | |
931 | ||
932 | if (vlan > 4095) | |
933 | return IXGBE_ERR_PARAM; | |
934 | ||
935 | /* Determine 32-bit word position in array */ | |
936 | regindex = (vlan >> 5) & 0x7F; /* upper seven bits */ | |
937 | ||
938 | /* Determine the location of the (VMD) queue index */ | |
939 | vftabyte = ((vlan >> 3) & 0x03); /* bits (4:3) indicating byte array */ | |
940 | bitindex = (vlan & 0x7) << 2; /* lower 3 bits indicate nibble */ | |
941 | ||
942 | /* Set the nibble for VMD queue index */ | |
943 | bits = IXGBE_READ_REG(hw, IXGBE_VFTAVIND(vftabyte, regindex)); | |
944 | bits &= (~(0x0F << bitindex)); | |
945 | bits |= (vind << bitindex); | |
946 | IXGBE_WRITE_REG(hw, IXGBE_VFTAVIND(vftabyte, regindex), bits); | |
947 | ||
948 | /* Determine the location of the bit for this VLAN id */ | |
949 | bitindex = vlan & 0x1F; /* lower five bits */ | |
950 | ||
951 | bits = IXGBE_READ_REG(hw, IXGBE_VFTA(regindex)); | |
952 | if (vlan_on) | |
953 | /* Turn on this VLAN id */ | |
954 | bits |= (1 << bitindex); | |
955 | else | |
956 | /* Turn off this VLAN id */ | |
957 | bits &= ~(1 << bitindex); | |
958 | IXGBE_WRITE_REG(hw, IXGBE_VFTA(regindex), bits); | |
959 | ||
960 | return 0; | |
961 | } | |
962 | ||
963 | /** | |
964 | * ixgbe_clear_vfta_82598 - Clear VLAN filter table | |
965 | * @hw: pointer to hardware structure | |
966 | * | |
967 | * Clears the VLAN filer table, and the VMDq index associated with the filter | |
968 | **/ | |
969 | static s32 ixgbe_clear_vfta_82598(struct ixgbe_hw *hw) | |
970 | { | |
971 | u32 offset; | |
972 | u32 vlanbyte; | |
973 | ||
974 | for (offset = 0; offset < hw->mac.vft_size; offset++) | |
975 | IXGBE_WRITE_REG(hw, IXGBE_VFTA(offset), 0); | |
976 | ||
977 | for (vlanbyte = 0; vlanbyte < 4; vlanbyte++) | |
978 | for (offset = 0; offset < hw->mac.vft_size; offset++) | |
979 | IXGBE_WRITE_REG(hw, IXGBE_VFTAVIND(vlanbyte, offset), | |
b4617240 | 980 | 0); |
c44ade9e JB |
981 | |
982 | return 0; | |
983 | } | |
984 | ||
c44ade9e JB |
985 | /** |
986 | * ixgbe_read_analog_reg8_82598 - Reads 8 bit Atlas analog register | |
987 | * @hw: pointer to hardware structure | |
988 | * @reg: analog register to read | |
989 | * @val: read value | |
990 | * | |
991 | * Performs read operation to Atlas analog register specified. | |
992 | **/ | |
e855aac8 | 993 | static s32 ixgbe_read_analog_reg8_82598(struct ixgbe_hw *hw, u32 reg, u8 *val) |
c44ade9e JB |
994 | { |
995 | u32 atlas_ctl; | |
996 | ||
997 | IXGBE_WRITE_REG(hw, IXGBE_ATLASCTL, | |
998 | IXGBE_ATLASCTL_WRITE_CMD | (reg << 8)); | |
999 | IXGBE_WRITE_FLUSH(hw); | |
1000 | udelay(10); | |
1001 | atlas_ctl = IXGBE_READ_REG(hw, IXGBE_ATLASCTL); | |
1002 | *val = (u8)atlas_ctl; | |
1003 | ||
1004 | return 0; | |
1005 | } | |
1006 | ||
1007 | /** | |
1008 | * ixgbe_write_analog_reg8_82598 - Writes 8 bit Atlas analog register | |
1009 | * @hw: pointer to hardware structure | |
1010 | * @reg: atlas register to write | |
1011 | * @val: value to write | |
1012 | * | |
1013 | * Performs write operation to Atlas analog register specified. | |
1014 | **/ | |
e855aac8 | 1015 | static s32 ixgbe_write_analog_reg8_82598(struct ixgbe_hw *hw, u32 reg, u8 val) |
c44ade9e JB |
1016 | { |
1017 | u32 atlas_ctl; | |
1018 | ||
1019 | atlas_ctl = (reg << 8) | val; | |
1020 | IXGBE_WRITE_REG(hw, IXGBE_ATLASCTL, atlas_ctl); | |
1021 | IXGBE_WRITE_FLUSH(hw); | |
1022 | udelay(10); | |
1023 | ||
1024 | return 0; | |
1025 | } | |
1026 | ||
c4900be0 | 1027 | /** |
8c7bea32 | 1028 | * ixgbe_read_i2c_eeprom_82598 - Reads 8 bit word over I2C interface. |
c4900be0 DS |
1029 | * @hw: pointer to hardware structure |
1030 | * @byte_offset: EEPROM byte offset to read | |
1031 | * @eeprom_data: value read | |
1032 | * | |
8c7bea32 | 1033 | * Performs 8 byte read operation to SFP module's EEPROM over I2C interface. |
c4900be0 | 1034 | **/ |
e855aac8 HE |
1035 | static s32 ixgbe_read_i2c_eeprom_82598(struct ixgbe_hw *hw, u8 byte_offset, |
1036 | u8 *eeprom_data) | |
c4900be0 DS |
1037 | { |
1038 | s32 status = 0; | |
1039 | u16 sfp_addr = 0; | |
1040 | u16 sfp_data = 0; | |
1041 | u16 sfp_stat = 0; | |
1042 | u32 i; | |
1043 | ||
1044 | if (hw->phy.type == ixgbe_phy_nl) { | |
1045 | /* | |
1046 | * phy SDA/SCL registers are at addresses 0xC30A to | |
1047 | * 0xC30D. These registers are used to talk to the SFP+ | |
1048 | * module's EEPROM through the SDA/SCL (I2C) interface. | |
1049 | */ | |
1050 | sfp_addr = (IXGBE_I2C_EEPROM_DEV_ADDR << 8) + byte_offset; | |
1051 | sfp_addr = (sfp_addr | IXGBE_I2C_EEPROM_READ_MASK); | |
1052 | hw->phy.ops.write_reg(hw, | |
1053 | IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR, | |
6b73e10d | 1054 | MDIO_MMD_PMAPMD, |
c4900be0 DS |
1055 | sfp_addr); |
1056 | ||
1057 | /* Poll status */ | |
1058 | for (i = 0; i < 100; i++) { | |
1059 | hw->phy.ops.read_reg(hw, | |
1060 | IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT, | |
6b73e10d | 1061 | MDIO_MMD_PMAPMD, |
c4900be0 DS |
1062 | &sfp_stat); |
1063 | sfp_stat = sfp_stat & IXGBE_I2C_EEPROM_STATUS_MASK; | |
1064 | if (sfp_stat != IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS) | |
1065 | break; | |
1066 | msleep(10); | |
1067 | } | |
1068 | ||
1069 | if (sfp_stat != IXGBE_I2C_EEPROM_STATUS_PASS) { | |
1070 | hw_dbg(hw, "EEPROM read did not pass.\n"); | |
1071 | status = IXGBE_ERR_SFP_NOT_PRESENT; | |
1072 | goto out; | |
1073 | } | |
1074 | ||
1075 | /* Read data */ | |
1076 | hw->phy.ops.read_reg(hw, IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA, | |
6b73e10d | 1077 | MDIO_MMD_PMAPMD, &sfp_data); |
c4900be0 DS |
1078 | |
1079 | *eeprom_data = (u8)(sfp_data >> 8); | |
1080 | } else { | |
1081 | status = IXGBE_ERR_PHY; | |
1082 | goto out; | |
1083 | } | |
1084 | ||
1085 | out: | |
1086 | return status; | |
1087 | } | |
1088 | ||
c44ade9e JB |
1089 | /** |
1090 | * ixgbe_get_supported_physical_layer_82598 - Returns physical layer type | |
1091 | * @hw: pointer to hardware structure | |
1092 | * | |
1093 | * Determines physical layer capabilities of the current configuration. | |
1094 | **/ | |
11afc1b1 | 1095 | static u32 ixgbe_get_supported_physical_layer_82598(struct ixgbe_hw *hw) |
c44ade9e | 1096 | { |
11afc1b1 | 1097 | u32 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN; |
04193058 PWJ |
1098 | u32 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); |
1099 | u32 pma_pmd_10g = autoc & IXGBE_AUTOC_10G_PMA_PMD_MASK; | |
1100 | u32 pma_pmd_1g = autoc & IXGBE_AUTOC_1G_PMA_PMD_MASK; | |
1101 | u16 ext_ability = 0; | |
1102 | ||
1103 | hw->phy.ops.identify(hw); | |
1104 | ||
1105 | /* Copper PHY must be checked before AUTOC LMS to determine correct | |
1106 | * physical layer because 10GBase-T PHYs use LMS = KX4/KX */ | |
037c6d0a ET |
1107 | switch (hw->phy.type) { |
1108 | case ixgbe_phy_tn: | |
1109 | case ixgbe_phy_aq: | |
1110 | case ixgbe_phy_cu_unknown: | |
1111 | hw->phy.ops.read_reg(hw, MDIO_PMA_EXTABLE, | |
1112 | MDIO_MMD_PMAPMD, &ext_ability); | |
6b73e10d | 1113 | if (ext_ability & MDIO_PMA_EXTABLE_10GBT) |
04193058 | 1114 | physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_T; |
6b73e10d | 1115 | if (ext_ability & MDIO_PMA_EXTABLE_1000BT) |
04193058 | 1116 | physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T; |
6b73e10d | 1117 | if (ext_ability & MDIO_PMA_EXTABLE_100BTX) |
04193058 PWJ |
1118 | physical_layer |= IXGBE_PHYSICAL_LAYER_100BASE_TX; |
1119 | goto out; | |
037c6d0a ET |
1120 | default: |
1121 | break; | |
04193058 | 1122 | } |
c44ade9e | 1123 | |
04193058 PWJ |
1124 | switch (autoc & IXGBE_AUTOC_LMS_MASK) { |
1125 | case IXGBE_AUTOC_LMS_1G_AN: | |
1126 | case IXGBE_AUTOC_LMS_1G_LINK_NO_AN: | |
1127 | if (pma_pmd_1g == IXGBE_AUTOC_1G_KX) | |
1128 | physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_KX; | |
1129 | else | |
1130 | physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_BX; | |
c4900be0 | 1131 | break; |
04193058 PWJ |
1132 | case IXGBE_AUTOC_LMS_10G_LINK_NO_AN: |
1133 | if (pma_pmd_10g == IXGBE_AUTOC_10G_CX4) | |
1134 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_CX4; | |
1135 | else if (pma_pmd_10g == IXGBE_AUTOC_10G_KX4) | |
1136 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KX4; | |
1137 | else /* XAUI */ | |
1138 | physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN; | |
c44ade9e | 1139 | break; |
04193058 PWJ |
1140 | case IXGBE_AUTOC_LMS_KX4_AN: |
1141 | case IXGBE_AUTOC_LMS_KX4_AN_1G_AN: | |
1142 | if (autoc & IXGBE_AUTOC_KX_SUPP) | |
1143 | physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_KX; | |
1144 | if (autoc & IXGBE_AUTOC_KX4_SUPP) | |
1145 | physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KX4; | |
c44ade9e | 1146 | break; |
04193058 | 1147 | default: |
0befdb3e | 1148 | break; |
04193058 PWJ |
1149 | } |
1150 | ||
1151 | if (hw->phy.type == ixgbe_phy_nl) { | |
c4900be0 DS |
1152 | hw->phy.ops.identify_sfp(hw); |
1153 | ||
1154 | switch (hw->phy.sfp_type) { | |
1155 | case ixgbe_sfp_type_da_cu: | |
1156 | physical_layer = IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU; | |
1157 | break; | |
1158 | case ixgbe_sfp_type_sr: | |
1159 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR; | |
1160 | break; | |
1161 | case ixgbe_sfp_type_lr: | |
1162 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR; | |
1163 | break; | |
1164 | default: | |
1165 | physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN; | |
1166 | break; | |
1167 | } | |
04193058 | 1168 | } |
c44ade9e | 1169 | |
04193058 PWJ |
1170 | switch (hw->device_id) { |
1171 | case IXGBE_DEV_ID_82598_DA_DUAL_PORT: | |
1172 | physical_layer = IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU; | |
1173 | break; | |
1174 | case IXGBE_DEV_ID_82598AF_DUAL_PORT: | |
1175 | case IXGBE_DEV_ID_82598AF_SINGLE_PORT: | |
1176 | case IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM: | |
1177 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR; | |
1178 | break; | |
1179 | case IXGBE_DEV_ID_82598EB_XF_LR: | |
1180 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR; | |
1181 | break; | |
c44ade9e | 1182 | default: |
c44ade9e JB |
1183 | break; |
1184 | } | |
1185 | ||
04193058 | 1186 | out: |
c44ade9e JB |
1187 | return physical_layer; |
1188 | } | |
1189 | ||
9a799d71 | 1190 | static struct ixgbe_mac_operations mac_ops_82598 = { |
c44ade9e JB |
1191 | .init_hw = &ixgbe_init_hw_generic, |
1192 | .reset_hw = &ixgbe_reset_hw_82598, | |
202ff1ec | 1193 | .start_hw = &ixgbe_start_hw_82598, |
c44ade9e | 1194 | .clear_hw_cntrs = &ixgbe_clear_hw_cntrs_generic, |
9a799d71 | 1195 | .get_media_type = &ixgbe_get_media_type_82598, |
c44ade9e | 1196 | .get_supported_physical_layer = &ixgbe_get_supported_physical_layer_82598, |
11afc1b1 | 1197 | .enable_rx_dma = &ixgbe_enable_rx_dma_generic, |
c44ade9e JB |
1198 | .get_mac_addr = &ixgbe_get_mac_addr_generic, |
1199 | .stop_adapter = &ixgbe_stop_adapter_generic, | |
11afc1b1 PW |
1200 | .get_bus_info = &ixgbe_get_bus_info_generic, |
1201 | .set_lan_id = &ixgbe_set_lan_id_multi_port_pcie, | |
c44ade9e JB |
1202 | .read_analog_reg8 = &ixgbe_read_analog_reg8_82598, |
1203 | .write_analog_reg8 = &ixgbe_write_analog_reg8_82598, | |
3957d63d | 1204 | .setup_link = &ixgbe_setup_mac_link_82598, |
c44ade9e JB |
1205 | .check_link = &ixgbe_check_mac_link_82598, |
1206 | .get_link_capabilities = &ixgbe_get_link_capabilities_82598, | |
1207 | .led_on = &ixgbe_led_on_generic, | |
1208 | .led_off = &ixgbe_led_off_generic, | |
87c12017 PW |
1209 | .blink_led_start = &ixgbe_blink_led_start_generic, |
1210 | .blink_led_stop = &ixgbe_blink_led_stop_generic, | |
c44ade9e JB |
1211 | .set_rar = &ixgbe_set_rar_generic, |
1212 | .clear_rar = &ixgbe_clear_rar_generic, | |
1213 | .set_vmdq = &ixgbe_set_vmdq_82598, | |
1214 | .clear_vmdq = &ixgbe_clear_vmdq_82598, | |
1215 | .init_rx_addrs = &ixgbe_init_rx_addrs_generic, | |
c44ade9e JB |
1216 | .update_mc_addr_list = &ixgbe_update_mc_addr_list_generic, |
1217 | .enable_mc = &ixgbe_enable_mc_generic, | |
1218 | .disable_mc = &ixgbe_disable_mc_generic, | |
1219 | .clear_vfta = &ixgbe_clear_vfta_82598, | |
1220 | .set_vfta = &ixgbe_set_vfta_82598, | |
620fa036 | 1221 | .fc_enable = &ixgbe_fc_enable_82598, |
5e655105 DS |
1222 | .acquire_swfw_sync = &ixgbe_acquire_swfw_sync, |
1223 | .release_swfw_sync = &ixgbe_release_swfw_sync, | |
c44ade9e JB |
1224 | }; |
1225 | ||
1226 | static struct ixgbe_eeprom_operations eeprom_ops_82598 = { | |
1227 | .init_params = &ixgbe_init_eeprom_params_generic, | |
21ce849b | 1228 | .read = &ixgbe_read_eerd_generic, |
a391f1d5 | 1229 | .calc_checksum = &ixgbe_calc_eeprom_checksum_generic, |
c44ade9e JB |
1230 | .validate_checksum = &ixgbe_validate_eeprom_checksum_generic, |
1231 | .update_checksum = &ixgbe_update_eeprom_checksum_generic, | |
1232 | }; | |
1233 | ||
1234 | static struct ixgbe_phy_operations phy_ops_82598 = { | |
1235 | .identify = &ixgbe_identify_phy_generic, | |
c4900be0 | 1236 | .identify_sfp = &ixgbe_identify_sfp_module_generic, |
04f165ef | 1237 | .init = &ixgbe_init_phy_ops_82598, |
c44ade9e JB |
1238 | .reset = &ixgbe_reset_phy_generic, |
1239 | .read_reg = &ixgbe_read_phy_reg_generic, | |
1240 | .write_reg = &ixgbe_write_phy_reg_generic, | |
1241 | .setup_link = &ixgbe_setup_phy_link_generic, | |
1242 | .setup_link_speed = &ixgbe_setup_phy_link_speed_generic, | |
c4900be0 | 1243 | .read_i2c_eeprom = &ixgbe_read_i2c_eeprom_82598, |
119fc60a | 1244 | .check_overtemp = &ixgbe_tn_check_overtemp, |
9a799d71 AK |
1245 | }; |
1246 | ||
3957d63d | 1247 | struct ixgbe_info ixgbe_82598_info = { |
9a799d71 AK |
1248 | .mac = ixgbe_mac_82598EB, |
1249 | .get_invariants = &ixgbe_get_invariants_82598, | |
1250 | .mac_ops = &mac_ops_82598, | |
c44ade9e JB |
1251 | .eeprom_ops = &eeprom_ops_82598, |
1252 | .phy_ops = &phy_ops_82598, | |
9a799d71 AK |
1253 | }; |
1254 |