projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
clk: ux500: Provide an alias for the SMSC911x Ethernet chip
[linux-2.6-block.git] / drivers / net / ethernet / smsc / smsc911x.c
CommitLineData
fd9abb3d
SG		 1/***************************************************************************
2 *
3 * Copyright (C) 2004-2008 SMSC
4 * Copyright (C) 2005-2008 ARM
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
19 *
20 ***************************************************************************
21 * Rewritten, heavily based on smsc911x simple driver by SMSC.
22 * Partly uses io macros from smc91x.c by Nicolas Pitre
23 *
24 * Supported devices:
25 * LAN9115, LAN9116, LAN9117, LAN9118
26 * LAN9215, LAN9216, LAN9217, LAN9218
27 * LAN9210, LAN9211
28 * LAN9220, LAN9221
28c21379 29 * LAN89218
fd9abb3d
SG		 30 *
31 */
32
dffc6b24
JP		 33#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
34
fd9abb3d
SG		 35#include <linux/crc32.h>
36#include <linux/delay.h>
37#include <linux/errno.h>
38#include <linux/etherdevice.h>
39#include <linux/ethtool.h>
40#include <linux/init.h>
a6b7a407 41#include <linux/interrupt.h>
fd9abb3d
SG		 42#include <linux/ioport.h>
43#include <linux/kernel.h>
44#include <linux/module.h>
45#include <linux/netdevice.h>
46#include <linux/platform_device.h>
c7e963f6 47#include <linux/regulator/consumer.h>
fd9abb3d 48#include <linux/sched.h>
fd9abb3d 49#include <linux/timer.h>
fd9abb3d
SG		 50#include <linux/bug.h>
51#include <linux/bitops.h>
52#include <linux/irq.h>
53#include <linux/io.h>
833cc67c 54#include <linux/swab.h>
fd9abb3d
SG		 55#include <linux/phy.h>
56#include <linux/smsc911x.h>
6cb87823 57#include <linux/device.h>
79f88ee9
SG		 58#include <linux/of.h>
59#include <linux/of_device.h>
60#include <linux/of_gpio.h>
61#include <linux/of_net.h>
fd9abb3d
SG		 62#include "smsc911x.h"
63
64#define SMSC_CHIPNAME "smsc911x"
65#define SMSC_MDIONAME "smsc911x-mdio"
66#define SMSC_DRV_VERSION "2008-10-21"
67
68MODULE_LICENSE("GPL");
69MODULE_VERSION(SMSC_DRV_VERSION);
62038e4a 70MODULE_ALIAS("platform:smsc911x");
fd9abb3d
SG		 71
72#if USE_DEBUG > 0
73static int debug = 16;
74#else
75static int debug = 3;
76#endif
77
78module_param(debug, int, 0);
79MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
80
c326de88
MP		 81struct smsc911x_data;
82
83struct smsc911x_ops {
84 u32 (*reg_read)(struct smsc911x_data *pdata, u32 reg);
85 void (*reg_write)(struct smsc911x_data *pdata, u32 reg, u32 val);
86 void (*rx_readfifo)(struct smsc911x_data *pdata,
87 unsigned int *buf, unsigned int wordcount);
88 void (*tx_writefifo)(struct smsc911x_data *pdata,
89 unsigned int *buf, unsigned int wordcount);
90};
91
c7e963f6
RM		 92#define SMSC911X_NUM_SUPPLIES 2
93
fd9abb3d
SG		 94struct smsc911x_data {
95 void __iomem *ioaddr;
96
97 unsigned int idrev;
98
99 /* used to decide which workarounds apply */
100 unsigned int generation;
101
102 /* device configuration (copied from platform_data during probe) */
2107fb8b 103 struct smsc911x_platform_config config;
fd9abb3d
SG		 104
105 /* This needs to be acquired before calling any of below:
106 * smsc911x_mac_read(), smsc911x_mac_write()
107 */
108 spinlock_t mac_lock;
109
492c5d94 110 /* spinlock to ensure register accesses are serialised */
fd9abb3d 111 spinlock_t dev_lock;
fd9abb3d
SG		 112
113 struct phy_device *phy_dev;
114 struct mii_bus *mii_bus;
115 int phy_irq[PHY_MAX_ADDR];
116 unsigned int using_extphy;
117 int last_duplex;
118 int last_carrier;
119
120 u32 msg_enable;
121 unsigned int gpio_setting;
122 unsigned int gpio_orig_setting;
123 struct net_device *dev;
124 struct napi_struct napi;
125
126 unsigned int software_irq_signal;
127
128#ifdef USE_PHY_WORK_AROUND
129#define MIN_PACKET_SIZE (64)
130 char loopback_tx_pkt[MIN_PACKET_SIZE];
131 char loopback_rx_pkt[MIN_PACKET_SIZE];
132 unsigned int resetcount;
133#endif
134
135 /* Members for Multicast filter workaround */
136 unsigned int multicast_update_pending;
137 unsigned int set_bits_mask;
138 unsigned int clear_bits_mask;
139 unsigned int hashhi;
140 unsigned int hashlo;
c326de88
MP		 141
142 /* register access functions */
143 const struct smsc911x_ops *ops;
c7e963f6
RM		 144
145 /* regulators */
146 struct regulator_bulk_data supplies[SMSC911X_NUM_SUPPLIES];
fd9abb3d
SG		 147};
148
c326de88
MP		 149/* Easy access to information */
150#define __smsc_shift(pdata, reg) ((reg) << ((pdata)->config.shift))
151
492c5d94 152static inline u32 __smsc911x_reg_read(struct smsc911x_data *pdata, u32 reg)
fd9abb3d 153{
2107fb8b
SG		 154 if (pdata->config.flags & SMSC911X_USE_32BIT)
155 return readl(pdata->ioaddr + reg);
156
492c5d94
CM		 157 if (pdata->config.flags & SMSC911X_USE_16BIT)
158 return ((readw(pdata->ioaddr + reg) & 0xFFFF) |
2107fb8b 159 ((readw(pdata->ioaddr + reg + 2) & 0xFFFF) << 16));
fd9abb3d 160
2107fb8b 161 BUG();
702403af 162 return 0;
fd9abb3d
SG		 163}
164
c326de88
MP		 165static inline u32
166__smsc911x_reg_read_shift(struct smsc911x_data *pdata, u32 reg)
167{
168 if (pdata->config.flags & SMSC911X_USE_32BIT)
169 return readl(pdata->ioaddr + __smsc_shift(pdata, reg));
170
171 if (pdata->config.flags & SMSC911X_USE_16BIT)
172 return (readw(pdata->ioaddr +
173 __smsc_shift(pdata, reg)) & 0xFFFF) |
174 ((readw(pdata->ioaddr +
175 __smsc_shift(pdata, reg + 2)) & 0xFFFF) << 16);
176
177 BUG();
178 return 0;
179}
180
492c5d94
CM		 181static inline u32 smsc911x_reg_read(struct smsc911x_data *pdata, u32 reg)
182{
183 u32 data;
184 unsigned long flags;
185
186 spin_lock_irqsave(&pdata->dev_lock, flags);
c326de88 187 data = pdata->ops->reg_read(pdata, reg);
492c5d94
CM		 188 spin_unlock_irqrestore(&pdata->dev_lock, flags);
189
190 return data;
191}
192
193static inline void __smsc911x_reg_write(struct smsc911x_data *pdata, u32 reg,
194 u32 val)
fd9abb3d 195{
2107fb8b
SG		 196 if (pdata->config.flags & SMSC911X_USE_32BIT) {
197 writel(val, pdata->ioaddr + reg);
198 return;
199 }
200
201 if (pdata->config.flags & SMSC911X_USE_16BIT) {
2107fb8b
SG		 202 writew(val & 0xFFFF, pdata->ioaddr + reg);
203 writew((val >> 16) & 0xFFFF, pdata->ioaddr + reg + 2);
2107fb8b
SG		 204 return;
205 }
fd9abb3d 206
2107fb8b 207 BUG();
fd9abb3d
SG		 208}
209
c326de88
MP		 210static inline void
211__smsc911x_reg_write_shift(struct smsc911x_data *pdata, u32 reg, u32 val)
212{
213 if (pdata->config.flags & SMSC911X_USE_32BIT) {
214 writel(val, pdata->ioaddr + __smsc_shift(pdata, reg));
215 return;
216 }
217
218 if (pdata->config.flags & SMSC911X_USE_16BIT) {
219 writew(val & 0xFFFF,
220 pdata->ioaddr + __smsc_shift(pdata, reg));
221 writew((val >> 16) & 0xFFFF,
222 pdata->ioaddr + __smsc_shift(pdata, reg + 2));
223 return;
224 }
225
226 BUG();
227}
228
492c5d94
CM		 229static inline void smsc911x_reg_write(struct smsc911x_data *pdata, u32 reg,
230 u32 val)
231{
232 unsigned long flags;
233
234 spin_lock_irqsave(&pdata->dev_lock, flags);
c326de88 235 pdata->ops->reg_write(pdata, reg, val);
492c5d94
CM		 236 spin_unlock_irqrestore(&pdata->dev_lock, flags);
237}
238
fd9abb3d
SG		 239/* Writes a packet to the TX_DATA_FIFO */
240static inline void
241smsc911x_tx_writefifo(struct smsc911x_data *pdata, unsigned int *buf,
242 unsigned int wordcount)
243{
492c5d94
CM		 244 unsigned long flags;
245
246 spin_lock_irqsave(&pdata->dev_lock, flags);
247
833cc67c
MD		 248 if (pdata->config.flags & SMSC911X_SWAP_FIFO) {
249 while (wordcount--)
492c5d94
CM		 250 __smsc911x_reg_write(pdata, TX_DATA_FIFO,
251 swab32(*buf++));
252 goto out;
833cc67c
MD		 253 }
254
2107fb8b 255 if (pdata->config.flags & SMSC911X_USE_32BIT) {
2925f6c0 256 iowrite32_rep(pdata->ioaddr + TX_DATA_FIFO, buf, wordcount);
492c5d94 257 goto out;
2107fb8b
SG		 258 }
259
260 if (pdata->config.flags & SMSC911X_USE_16BIT) {
261 while (wordcount--)
492c5d94
CM		 262 __smsc911x_reg_write(pdata, TX_DATA_FIFO, *buf++);
263 goto out;
2107fb8b
SG		 264 }
265
266 BUG();
492c5d94
CM		 267out:
268 spin_unlock_irqrestore(&pdata->dev_lock, flags);
fd9abb3d
SG		 269}
270
c326de88
MP		 271/* Writes a packet to the TX_DATA_FIFO - shifted version */
272static inline void
273smsc911x_tx_writefifo_shift(struct smsc911x_data *pdata, unsigned int *buf,
274 unsigned int wordcount)
275{
276 unsigned long flags;
277
278 spin_lock_irqsave(&pdata->dev_lock, flags);
279
280 if (pdata->config.flags & SMSC911X_SWAP_FIFO) {
281 while (wordcount--)
282 __smsc911x_reg_write_shift(pdata, TX_DATA_FIFO,
283 swab32(*buf++));
284 goto out;
285 }
286
287 if (pdata->config.flags & SMSC911X_USE_32BIT) {
2925f6c0 288 iowrite32_rep(pdata->ioaddr + __smsc_shift(pdata,
c326de88
MP		 289 TX_DATA_FIFO), buf, wordcount);
290 goto out;
291 }
292
293 if (pdata->config.flags & SMSC911X_USE_16BIT) {
294 while (wordcount--)
295 __smsc911x_reg_write_shift(pdata,
296 TX_DATA_FIFO, *buf++);
297 goto out;
298 }
299
300 BUG();
301out:
302 spin_unlock_irqrestore(&pdata->dev_lock, flags);
303}
304
fd9abb3d
SG		 305/* Reads a packet out of the RX_DATA_FIFO */
306static inline void
307smsc911x_rx_readfifo(struct smsc911x_data *pdata, unsigned int *buf,
308 unsigned int wordcount)
309{
492c5d94
CM		 310 unsigned long flags;
311
312 spin_lock_irqsave(&pdata->dev_lock, flags);
313
833cc67c
MD		 314 if (pdata->config.flags & SMSC911X_SWAP_FIFO) {
315 while (wordcount--)
492c5d94
CM		 316 *buf++ = swab32(__smsc911x_reg_read(pdata,
317 RX_DATA_FIFO));
318 goto out;
833cc67c
MD		 319 }
320
2107fb8b 321 if (pdata->config.flags & SMSC911X_USE_32BIT) {
2925f6c0 322 ioread32_rep(pdata->ioaddr + RX_DATA_FIFO, buf, wordcount);
492c5d94 323 goto out;
2107fb8b 324 }
fd9abb3d 325
2107fb8b
SG		 326 if (pdata->config.flags & SMSC911X_USE_16BIT) {
327 while (wordcount--)
492c5d94
CM		 328 *buf++ = __smsc911x_reg_read(pdata, RX_DATA_FIFO);
329 goto out;
2107fb8b
SG		 330 }
331
332 BUG();
492c5d94
CM		 333out:
334 spin_unlock_irqrestore(&pdata->dev_lock, flags);
2107fb8b 335}
fd9abb3d 336
c326de88
MP		 337/* Reads a packet out of the RX_DATA_FIFO - shifted version */
338static inline void
339smsc911x_rx_readfifo_shift(struct smsc911x_data *pdata, unsigned int *buf,
340 unsigned int wordcount)
341{
342 unsigned long flags;
343
344 spin_lock_irqsave(&pdata->dev_lock, flags);
345
346 if (pdata->config.flags & SMSC911X_SWAP_FIFO) {
347 while (wordcount--)
348 *buf++ = swab32(__smsc911x_reg_read_shift(pdata,
349 RX_DATA_FIFO));
350 goto out;
351 }
352
353 if (pdata->config.flags & SMSC911X_USE_32BIT) {
2925f6c0 354 ioread32_rep(pdata->ioaddr + __smsc_shift(pdata,
c326de88
MP		 355 RX_DATA_FIFO), buf, wordcount);
356 goto out;
357 }
358
359 if (pdata->config.flags & SMSC911X_USE_16BIT) {
360 while (wordcount--)
361 *buf++ = __smsc911x_reg_read_shift(pdata,
362 RX_DATA_FIFO);
363 goto out;
364 }
365
366 BUG();
367out:
368 spin_unlock_irqrestore(&pdata->dev_lock, flags);
369}
370
c7e963f6
RM		 371/*
372 * enable resources, currently just regulators.
373 */
374static int smsc911x_enable_resources(struct platform_device *pdev)
375{
376 struct net_device *ndev = platform_get_drvdata(pdev);
377 struct smsc911x_data *pdata = netdev_priv(ndev);
378 int ret = 0;
379
380 ret = regulator_bulk_enable(ARRAY_SIZE(pdata->supplies),
381 pdata->supplies);
382 if (ret)
383 netdev_err(ndev, "failed to enable regulators %d\n",
384 ret);
385 return ret;
386}
387
388/*
389 * disable resources, currently just regulators.
390 */
391static int smsc911x_disable_resources(struct platform_device *pdev)
392{
393 struct net_device *ndev = platform_get_drvdata(pdev);
394 struct smsc911x_data *pdata = netdev_priv(ndev);
395 int ret = 0;
396
397 ret = regulator_bulk_disable(ARRAY_SIZE(pdata->supplies),
398 pdata->supplies);
399 return ret;
400}
401
402/*
403 * Request resources, currently just regulators.
404 *
405 * The SMSC911x has two power pins: vddvario and vdd33a, in designs where
406 * these are not always-on we need to request regulators to be turned on
407 * before we can try to access the device registers.
408 */
409static int smsc911x_request_resources(struct platform_device *pdev)
410{
411 struct net_device *ndev = platform_get_drvdata(pdev);
412 struct smsc911x_data *pdata = netdev_priv(ndev);
413 int ret = 0;
414
415 /* Request regulators */
416 pdata->supplies[0].supply = "vdd33a";
417 pdata->supplies[1].supply = "vddvario";
418 ret = regulator_bulk_get(&pdev->dev,
419 ARRAY_SIZE(pdata->supplies),
420 pdata->supplies);
421 if (ret)
422 netdev_err(ndev, "couldn't get regulators %d\n",
423 ret);
424 return ret;
425}
426
427/*
428 * Free resources, currently just regulators.
429 *
430 */
431static void smsc911x_free_resources(struct platform_device *pdev)
432{
433 struct net_device *ndev = platform_get_drvdata(pdev);
434 struct smsc911x_data *pdata = netdev_priv(ndev);
435
436 /* Free regulators */
437 regulator_bulk_free(ARRAY_SIZE(pdata->supplies),
438 pdata->supplies);
439}
440
fd9abb3d
SG		 441/* waits for MAC not busy, with timeout. Only called by smsc911x_mac_read
442 * and smsc911x_mac_write, so assumes mac_lock is held */
443static int smsc911x_mac_complete(struct smsc911x_data *pdata)
444{
445 int i;
446 u32 val;
447
448 SMSC_ASSERT_MAC_LOCK(pdata);
449
450 for (i = 0; i < 40; i++) {
451 val = smsc911x_reg_read(pdata, MAC_CSR_CMD);
452 if (!(val & MAC_CSR_CMD_CSR_BUSY_))
453 return 0;
454 }
dffc6b24
JP		 455 SMSC_WARN(pdata, hw, "Timed out waiting for MAC not BUSY. "
456 "MAC_CSR_CMD: 0x%08X", val);
fd9abb3d
SG		 457 return -EIO;
458}
459
460/* Fetches a MAC register value. Assumes mac_lock is acquired */
461static u32 smsc911x_mac_read(struct smsc911x_data *pdata, unsigned int offset)
462{
463 unsigned int temp;
464
465 SMSC_ASSERT_MAC_LOCK(pdata);
466
467 temp = smsc911x_reg_read(pdata, MAC_CSR_CMD);
468 if (unlikely(temp & MAC_CSR_CMD_CSR_BUSY_)) {
dffc6b24 469 SMSC_WARN(pdata, hw, "MAC busy at entry");
fd9abb3d
SG		 470 return 0xFFFFFFFF;
471 }
472
473 /* Send the MAC cmd */
474 smsc911x_reg_write(pdata, MAC_CSR_CMD, ((offset & 0xFF) |
475 MAC_CSR_CMD_CSR_BUSY_ | MAC_CSR_CMD_R_NOT_W_));
476
477 /* Workaround for hardware read-after-write restriction */
478 temp = smsc911x_reg_read(pdata, BYTE_TEST);
479
480 /* Wait for the read to complete */
481 if (likely(smsc911x_mac_complete(pdata) == 0))
482 return smsc911x_reg_read(pdata, MAC_CSR_DATA);
483
dffc6b24 484 SMSC_WARN(pdata, hw, "MAC busy after read");
fd9abb3d
SG		 485 return 0xFFFFFFFF;
486}
487
488/* Set a mac register, mac_lock must be acquired before calling */
489static void smsc911x_mac_write(struct smsc911x_data *pdata,
490 unsigned int offset, u32 val)
491{
492 unsigned int temp;
493
494 SMSC_ASSERT_MAC_LOCK(pdata);
495
496 temp = smsc911x_reg_read(pdata, MAC_CSR_CMD);
497 if (unlikely(temp & MAC_CSR_CMD_CSR_BUSY_)) {
dffc6b24
JP		 498 SMSC_WARN(pdata, hw,
499 "smsc911x_mac_write failed, MAC busy at entry");
fd9abb3d
SG		 500 return;
501 }
502
503 /* Send data to write */
504 smsc911x_reg_write(pdata, MAC_CSR_DATA, val);
505
506 /* Write the actual data */
507 smsc911x_reg_write(pdata, MAC_CSR_CMD, ((offset & 0xFF) |
508 MAC_CSR_CMD_CSR_BUSY_));
509
510 /* Workaround for hardware read-after-write restriction */
511 temp = smsc911x_reg_read(pdata, BYTE_TEST);
512
513 /* Wait for the write to complete */
514 if (likely(smsc911x_mac_complete(pdata) == 0))
515 return;
516
dffc6b24 517 SMSC_WARN(pdata, hw, "smsc911x_mac_write failed, MAC busy after write");
fd9abb3d
SG		 518}
519
520/* Get a phy register */
521static int smsc911x_mii_read(struct mii_bus *bus, int phyaddr, int regidx)
522{
523 struct smsc911x_data *pdata = (struct smsc911x_data *)bus->priv;
524 unsigned long flags;
525 unsigned int addr;
526 int i, reg;
527
528 spin_lock_irqsave(&pdata->mac_lock, flags);
529
530 /* Confirm MII not busy */
531 if (unlikely(smsc911x_mac_read(pdata, MII_ACC) & MII_ACC_MII_BUSY_)) {
dffc6b24 532 SMSC_WARN(pdata, hw, "MII is busy in smsc911x_mii_read???");
fd9abb3d
SG		 533 reg = -EIO;
534 goto out;
535 }
536
537 /* Set the address, index & direction (read from PHY) */
538 addr = ((phyaddr & 0x1F) << 11) | ((regidx & 0x1F) << 6);
539 smsc911x_mac_write(pdata, MII_ACC, addr);
540
541 /* Wait for read to complete w/ timeout */
542 for (i = 0; i < 100; i++)
543 if (!(smsc911x_mac_read(pdata, MII_ACC) & MII_ACC_MII_BUSY_)) {
544 reg = smsc911x_mac_read(pdata, MII_DATA);
545 goto out;
546 }
547
dffc6b24 548 SMSC_WARN(pdata, hw, "Timed out waiting for MII read to finish");
fd9abb3d
SG		 549 reg = -EIO;
550
551out:
552 spin_unlock_irqrestore(&pdata->mac_lock, flags);
553 return reg;
554}
555
556/* Set a phy register */
557static int smsc911x_mii_write(struct mii_bus *bus, int phyaddr, int regidx,
558 u16 val)
559{
560 struct smsc911x_data *pdata = (struct smsc911x_data *)bus->priv;
561 unsigned long flags;
562 unsigned int addr;
563 int i, reg;
564
565 spin_lock_irqsave(&pdata->mac_lock, flags);
566
567 /* Confirm MII not busy */
568 if (unlikely(smsc911x_mac_read(pdata, MII_ACC) & MII_ACC_MII_BUSY_)) {
dffc6b24 569 SMSC_WARN(pdata, hw, "MII is busy in smsc911x_mii_write???");
fd9abb3d
SG		 570 reg = -EIO;
571 goto out;
572 }
573
574 /* Put the data to write in the MAC */
575 smsc911x_mac_write(pdata, MII_DATA, val);
576
577 /* Set the address, index & direction (write to PHY) */
578 addr = ((phyaddr & 0x1F) << 11) | ((regidx & 0x1F) << 6) |
579 MII_ACC_MII_WRITE_;
580 smsc911x_mac_write(pdata, MII_ACC, addr);
581
582 /* Wait for write to complete w/ timeout */
583 for (i = 0; i < 100; i++)
584 if (!(smsc911x_mac_read(pdata, MII_ACC) & MII_ACC_MII_BUSY_)) {
585 reg = 0;
586 goto out;
587 }
588
dffc6b24 589 SMSC_WARN(pdata, hw, "Timed out waiting for MII write to finish");
fd9abb3d
SG		 590 reg = -EIO;
591
592out:
593 spin_unlock_irqrestore(&pdata->mac_lock, flags);
594 return reg;
595}
596
d23f028a
SG		 597/* Switch to external phy. Assumes tx and rx are stopped. */
598static void smsc911x_phy_enable_external(struct smsc911x_data *pdata)
fd9abb3d
SG		 599{
600 unsigned int hwcfg = smsc911x_reg_read(pdata, HW_CFG);
601
d23f028a
SG		 602 /* Disable phy clocks to the MAC */
603 hwcfg &= (~HW_CFG_PHY_CLK_SEL_);
604 hwcfg |= HW_CFG_PHY_CLK_SEL_CLK_DIS_;
605 smsc911x_reg_write(pdata, HW_CFG, hwcfg);
606 udelay(10); /* Enough time for clocks to stop */
fd9abb3d 607
d23f028a
SG		 608 /* Switch to external phy */
609 hwcfg |= HW_CFG_EXT_PHY_EN_;
610 smsc911x_reg_write(pdata, HW_CFG, hwcfg);
fd9abb3d 611
d23f028a
SG		 612 /* Enable phy clocks to the MAC */
613 hwcfg &= (~HW_CFG_PHY_CLK_SEL_);
614 hwcfg |= HW_CFG_PHY_CLK_SEL_EXT_PHY_;
615 smsc911x_reg_write(pdata, HW_CFG, hwcfg);
616 udelay(10); /* Enough time for clocks to restart */
fd9abb3d 617
d23f028a
SG		 618 hwcfg |= HW_CFG_SMI_SEL_;
619 smsc911x_reg_write(pdata, HW_CFG, hwcfg);
620}
fd9abb3d 621
d23f028a
SG		 622/* Autodetects and enables external phy if present on supported chips.
623 * autodetection can be overridden by specifying SMSC911X_FORCE_INTERNAL_PHY
624 * or SMSC911X_FORCE_EXTERNAL_PHY in the platform_data flags. */
625static void smsc911x_phy_initialise_external(struct smsc911x_data *pdata)
626{
627 unsigned int hwcfg = smsc911x_reg_read(pdata, HW_CFG);
fd9abb3d 628
d23f028a 629 if (pdata->config.flags & SMSC911X_FORCE_INTERNAL_PHY) {
dffc6b24 630 SMSC_TRACE(pdata, hw, "Forcing internal PHY");
d23f028a
SG		 631 pdata->using_extphy = 0;
632 } else if (pdata->config.flags & SMSC911X_FORCE_EXTERNAL_PHY) {
dffc6b24 633 SMSC_TRACE(pdata, hw, "Forcing external PHY");
d23f028a
SG		 634 smsc911x_phy_enable_external(pdata);
635 pdata->using_extphy = 1;
636 } else if (hwcfg & HW_CFG_EXT_PHY_DET_) {
dffc6b24
JP		 637 SMSC_TRACE(pdata, hw,
638 "HW_CFG EXT_PHY_DET set, using external PHY");
d23f028a 639 smsc911x_phy_enable_external(pdata);
fd9abb3d
SG		 640 pdata->using_extphy = 1;
641 } else {
dffc6b24
JP		 642 SMSC_TRACE(pdata, hw,
643 "HW_CFG EXT_PHY_DET clear, using internal PHY");
d23f028a 644 pdata->using_extphy = 0;
fd9abb3d 645 }
fd9abb3d
SG		 646}
647
648/* Fetches a tx status out of the status fifo */
649static unsigned int smsc911x_tx_get_txstatus(struct smsc911x_data *pdata)
650{
651 unsigned int result =
652 smsc911x_reg_read(pdata, TX_FIFO_INF) & TX_FIFO_INF_TSUSED_;
653
654 if (result != 0)
655 result = smsc911x_reg_read(pdata, TX_STATUS_FIFO);
656
657 return result;
658}
659
660/* Fetches the next rx status */
661static unsigned int smsc911x_rx_get_rxstatus(struct smsc911x_data *pdata)
662{
663 unsigned int result =
664 smsc911x_reg_read(pdata, RX_FIFO_INF) & RX_FIFO_INF_RXSUSED_;
665
666 if (result != 0)
667 result = smsc911x_reg_read(pdata, RX_STATUS_FIFO);
668
669 return result;
670}
671
672#ifdef USE_PHY_WORK_AROUND
673static int smsc911x_phy_check_loopbackpkt(struct smsc911x_data *pdata)
674{
675 unsigned int tries;
676 u32 wrsz;
677 u32 rdsz;
678 ulong bufp;
679
680 for (tries = 0; tries < 10; tries++) {
681 unsigned int txcmd_a;
682 unsigned int txcmd_b;
683 unsigned int status;
684 unsigned int pktlength;
685 unsigned int i;
686
687 /* Zero-out rx packet memory */
688 memset(pdata->loopback_rx_pkt, 0, MIN_PACKET_SIZE);
689
690 /* Write tx packet to 118 */
691 txcmd_a = (u32)((ulong)pdata->loopback_tx_pkt & 0x03) << 16;
692 txcmd_a |= TX_CMD_A_FIRST_SEG_ | TX_CMD_A_LAST_SEG_;
693 txcmd_a |= MIN_PACKET_SIZE;
694
695 txcmd_b = MIN_PACKET_SIZE << 16 | MIN_PACKET_SIZE;
696
697 smsc911x_reg_write(pdata, TX_DATA_FIFO, txcmd_a);
698 smsc911x_reg_write(pdata, TX_DATA_FIFO, txcmd_b);
699
700 bufp = (ulong)pdata->loopback_tx_pkt & (~0x3);
701 wrsz = MIN_PACKET_SIZE + 3;
702 wrsz += (u32)((ulong)pdata->loopback_tx_pkt & 0x3);
703 wrsz >>= 2;
704
c326de88 705 pdata->ops->tx_writefifo(pdata, (unsigned int *)bufp, wrsz);
fd9abb3d
SG		 706
707 /* Wait till transmit is done */
708 i = 60;
709 do {
710 udelay(5);
711 status = smsc911x_tx_get_txstatus(pdata);
712 } while ((i--) && (!status));
713
714 if (!status) {
dffc6b24
JP		 715 SMSC_WARN(pdata, hw,
716 "Failed to transmit during loopback test");
fd9abb3d
SG		 717 continue;
718 }
719 if (status & TX_STS_ES_) {
dffc6b24
JP		 720 SMSC_WARN(pdata, hw,
721 "Transmit encountered errors during loopback test");
fd9abb3d
SG		 722 continue;
723 }
724
725 /* Wait till receive is done */
726 i = 60;
727 do {
728 udelay(5);
729 status = smsc911x_rx_get_rxstatus(pdata);
730 } while ((i--) && (!status));
731
732 if (!status) {
dffc6b24
JP		 733 SMSC_WARN(pdata, hw,
734 "Failed to receive during loopback test");
fd9abb3d
SG		 735 continue;
736 }
737 if (status & RX_STS_ES_) {
dffc6b24
JP		 738 SMSC_WARN(pdata, hw,
739 "Receive encountered errors during loopback test");
fd9abb3d
SG		 740 continue;
741 }
742
743 pktlength = ((status & 0x3FFF0000UL) >> 16);
744 bufp = (ulong)pdata->loopback_rx_pkt;
745 rdsz = pktlength + 3;
746 rdsz += (u32)((ulong)pdata->loopback_rx_pkt & 0x3);
747 rdsz >>= 2;
748
c326de88 749 pdata->ops->rx_readfifo(pdata, (unsigned int *)bufp, rdsz);
fd9abb3d
SG		 750
751 if (pktlength != (MIN_PACKET_SIZE + 4)) {
dffc6b24
JP		 752 SMSC_WARN(pdata, hw, "Unexpected packet size "
753 "during loop back test, size=%d, will retry",
754 pktlength);
fd9abb3d
SG		 755 } else {
756 unsigned int j;
757 int mismatch = 0;
758 for (j = 0; j < MIN_PACKET_SIZE; j++) {
759 if (pdata->loopback_tx_pkt[j]
760 != pdata->loopback_rx_pkt[j]) {
761 mismatch = 1;
762 break;
763 }
764 }
765 if (!mismatch) {
dffc6b24 766 SMSC_TRACE(pdata, hw, "Successfully verified "
fd9abb3d
SG		 767 "loopback packet");
768 return 0;
769 } else {
dffc6b24
JP		 770 SMSC_WARN(pdata, hw, "Data mismatch "
771 "during loop back test, will retry");
fd9abb3d
SG		 772 }
773 }
774 }
775
776 return -EIO;
777}
778
779static int smsc911x_phy_reset(struct smsc911x_data *pdata)
780{
781 struct phy_device *phy_dev = pdata->phy_dev;
782 unsigned int temp;
783 unsigned int i = 100000;
784
785 BUG_ON(!phy_dev);
786 BUG_ON(!phy_dev->bus);
787
dffc6b24 788 SMSC_TRACE(pdata, hw, "Performing PHY BCR Reset");
fd9abb3d
SG		 789 smsc911x_mii_write(phy_dev->bus, phy_dev->addr, MII_BMCR, BMCR_RESET);
790 do {
791 msleep(1);
792 temp = smsc911x_mii_read(phy_dev->bus, phy_dev->addr,
793 MII_BMCR);
794 } while ((i--) && (temp & BMCR_RESET));
795
796 if (temp & BMCR_RESET) {
dffc6b24 797 SMSC_WARN(pdata, hw, "PHY reset failed to complete");
fd9abb3d
SG		 798 return -EIO;
799 }
800 /* Extra delay required because the phy may not be completed with
801 * its reset when BMCR_RESET is cleared. Specs say 256 uS is
802 * enough delay but using 1ms here to be safe */
803 msleep(1);
804
805 return 0;
806}
807
808static int smsc911x_phy_loopbacktest(struct net_device *dev)
809{
810 struct smsc911x_data *pdata = netdev_priv(dev);
811 struct phy_device *phy_dev = pdata->phy_dev;
812 int result = -EIO;
813 unsigned int i, val;
814 unsigned long flags;
815
816 /* Initialise tx packet using broadcast destination address */
817 memset(pdata->loopback_tx_pkt, 0xff, ETH_ALEN);
818
819 /* Use incrementing source address */
820 for (i = 6; i < 12; i++)
821 pdata->loopback_tx_pkt[i] = (char)i;
822
823 /* Set length type field */
824 pdata->loopback_tx_pkt[12] = 0x00;
825 pdata->loopback_tx_pkt[13] = 0x00;
826
827 for (i = 14; i < MIN_PACKET_SIZE; i++)
828 pdata->loopback_tx_pkt[i] = (char)i;
829
830 val = smsc911x_reg_read(pdata, HW_CFG);
831 val &= HW_CFG_TX_FIF_SZ_;
832 val |= HW_CFG_SF_;
833 smsc911x_reg_write(pdata, HW_CFG, val);
834
835 smsc911x_reg_write(pdata, TX_CFG, TX_CFG_TX_ON_);
836 smsc911x_reg_write(pdata, RX_CFG,
837 (u32)((ulong)pdata->loopback_rx_pkt & 0x03) << 8);
838
839 for (i = 0; i < 10; i++) {
840 /* Set PHY to 10/FD, no ANEG, and loopback mode */
841 smsc911x_mii_write(phy_dev->bus, phy_dev->addr, MII_BMCR,
842 BMCR_LOOPBACK | BMCR_FULLDPLX);
843
844 /* Enable MAC tx/rx, FD */
845 spin_lock_irqsave(&pdata->mac_lock, flags);
846 smsc911x_mac_write(pdata, MAC_CR, MAC_CR_FDPX_
847 | MAC_CR_TXEN_ | MAC_CR_RXEN_);
848 spin_unlock_irqrestore(&pdata->mac_lock, flags);
849
850 if (smsc911x_phy_check_loopbackpkt(pdata) == 0) {
851 result = 0;
852 break;
853 }
854 pdata->resetcount++;
855
856 /* Disable MAC rx */
857 spin_lock_irqsave(&pdata->mac_lock, flags);
858 smsc911x_mac_write(pdata, MAC_CR, 0);
859 spin_unlock_irqrestore(&pdata->mac_lock, flags);
860
861 smsc911x_phy_reset(pdata);
862 }
863
864 /* Disable MAC */
865 spin_lock_irqsave(&pdata->mac_lock, flags);
866 smsc911x_mac_write(pdata, MAC_CR, 0);
867 spin_unlock_irqrestore(&pdata->mac_lock, flags);
868
869 /* Cancel PHY loopback mode */
870 smsc911x_mii_write(phy_dev->bus, phy_dev->addr, MII_BMCR, 0);
871
872 smsc911x_reg_write(pdata, TX_CFG, 0);
873 smsc911x_reg_write(pdata, RX_CFG, 0);
874
875 return result;
876}
877#endif /* USE_PHY_WORK_AROUND */
878
fd9abb3d
SG		 879static void smsc911x_phy_update_flowcontrol(struct smsc911x_data *pdata)
880{
881 struct phy_device *phy_dev = pdata->phy_dev;
882 u32 afc = smsc911x_reg_read(pdata, AFC_CFG);
883 u32 flow;
884 unsigned long flags;
885
886 if (phy_dev->duplex == DUPLEX_FULL) {
887 u16 lcladv = phy_read(phy_dev, MII_ADVERTISE);
888 u16 rmtadv = phy_read(phy_dev, MII_LPA);
bc02ff95 889 u8 cap = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
fd9abb3d
SG		 890
891 if (cap & FLOW_CTRL_RX)
892 flow = 0xFFFF0002;
893 else
894 flow = 0;
895
896 if (cap & FLOW_CTRL_TX)
897 afc |= 0xF;
898 else
899 afc &= ~0xF;
900
dffc6b24
JP		 901 SMSC_TRACE(pdata, hw, "rx pause %s, tx pause %s",
902 (cap & FLOW_CTRL_RX ? "enabled" : "disabled"),
903 (cap & FLOW_CTRL_TX ? "enabled" : "disabled"));
fd9abb3d 904 } else {
dffc6b24 905 SMSC_TRACE(pdata, hw, "half duplex");
fd9abb3d
SG		 906 flow = 0;
907 afc |= 0xF;
908 }
909
910 spin_lock_irqsave(&pdata->mac_lock, flags);
911 smsc911x_mac_write(pdata, FLOW, flow);
912 spin_unlock_irqrestore(&pdata->mac_lock, flags);
913
914 smsc911x_reg_write(pdata, AFC_CFG, afc);
915}
916
917/* Update link mode if anything has changed. Called periodically when the
918 * PHY is in polling mode, even if nothing has changed. */
919static void smsc911x_phy_adjust_link(struct net_device *dev)
920{
921 struct smsc911x_data *pdata = netdev_priv(dev);
922 struct phy_device *phy_dev = pdata->phy_dev;
923 unsigned long flags;
924 int carrier;
925
926 if (phy_dev->duplex != pdata->last_duplex) {
927 unsigned int mac_cr;
dffc6b24 928 SMSC_TRACE(pdata, hw, "duplex state has changed");
fd9abb3d
SG		 929
930 spin_lock_irqsave(&pdata->mac_lock, flags);
931 mac_cr = smsc911x_mac_read(pdata, MAC_CR);
932 if (phy_dev->duplex) {
dffc6b24
JP		 933 SMSC_TRACE(pdata, hw,
934 "configuring for full duplex mode");
fd9abb3d
SG		 935 mac_cr |= MAC_CR_FDPX_;
936 } else {
dffc6b24
JP		 937 SMSC_TRACE(pdata, hw,
938 "configuring for half duplex mode");
fd9abb3d
SG		 939 mac_cr &= ~MAC_CR_FDPX_;
940 }
941 smsc911x_mac_write(pdata, MAC_CR, mac_cr);
942 spin_unlock_irqrestore(&pdata->mac_lock, flags);
943
944 smsc911x_phy_update_flowcontrol(pdata);
945 pdata->last_duplex = phy_dev->duplex;
946 }
947
948 carrier = netif_carrier_ok(dev);
949 if (carrier != pdata->last_carrier) {
dffc6b24 950 SMSC_TRACE(pdata, hw, "carrier state has changed");
fd9abb3d 951 if (carrier) {
dffc6b24 952 SMSC_TRACE(pdata, hw, "configuring for carrier OK");
fd9abb3d
SG		 953 if ((pdata->gpio_orig_setting & GPIO_CFG_LED1_EN_) &&
954 (!pdata->using_extphy)) {
88393161 955 /* Restore original GPIO configuration */
fd9abb3d
SG		 956 pdata->gpio_setting = pdata->gpio_orig_setting;
957 smsc911x_reg_write(pdata, GPIO_CFG,
958 pdata->gpio_setting);
959 }
960 } else {
dffc6b24 961 SMSC_TRACE(pdata, hw, "configuring for no carrier");
fd9abb3d
SG		 962 /* Check global setting that LED1
963 * usage is 10/100 indicator */
964 pdata->gpio_setting = smsc911x_reg_read(pdata,
965 GPIO_CFG);
8e95a202
JP		 966 if ((pdata->gpio_setting & GPIO_CFG_LED1_EN_) &&
967 (!pdata->using_extphy)) {
fd9abb3d 968 /* Force 10/100 LED off, after saving
88393161 969 * original GPIO configuration */
fd9abb3d
SG		 970 pdata->gpio_orig_setting = pdata->gpio_setting;
971
972 pdata->gpio_setting &= ~GPIO_CFG_LED1_EN_;
973 pdata->gpio_setting |= (GPIO_CFG_GPIOBUF0_
974 | GPIO_CFG_GPIODIR0_
975 | GPIO_CFG_GPIOD0_);
976 smsc911x_reg_write(pdata, GPIO_CFG,
977 pdata->gpio_setting);
978 }
979 }
980 pdata->last_carrier = carrier;
981 }
982}
983
984static int smsc911x_mii_probe(struct net_device *dev)
985{
986 struct smsc911x_data *pdata = netdev_priv(dev);
987 struct phy_device *phydev = NULL;
e4a474f8 988 int ret;
fd9abb3d
SG		 989
990 /* find the first phy */
e4a474f8 991 phydev = phy_find_first(pdata->mii_bus);
fd9abb3d 992 if (!phydev) {
dffc6b24 993 netdev_err(dev, "no PHY found\n");
fd9abb3d
SG		 994 return -ENODEV;
995 }
996
dffc6b24
JP		 997 SMSC_TRACE(pdata, probe, "PHY: addr %d, phy_id 0x%08X",
998 phydev->addr, phydev->phy_id);
e4a474f8 999
f9a8f83b
FF		 1000 ret = phy_connect_direct(dev, phydev, &smsc911x_phy_adjust_link,
1001 pdata->config.phy_interface);
fd9abb3d 1002
e4a474f8 1003 if (ret) {
dffc6b24 1004 netdev_err(dev, "Could not attach to PHY\n");
e4a474f8 1005 return ret;
fd9abb3d
SG		 1006 }
1007
dffc6b24
JP		 1008 netdev_info(dev,
1009 "attached PHY driver [%s] (mii_bus:phy_addr=%s, irq=%d)\n",
1010 phydev->drv->name, dev_name(&phydev->dev), phydev->irq);
fd9abb3d
SG		 1011
1012 /* mask with MAC supported features */
1013 phydev->supported &= (PHY_BASIC_FEATURES | SUPPORTED_Pause |
1014 SUPPORTED_Asym_Pause);
1015 phydev->advertising = phydev->supported;
1016
1017 pdata->phy_dev = phydev;
1018 pdata->last_duplex = -1;
1019 pdata->last_carrier = -1;
1020
1021#ifdef USE_PHY_WORK_AROUND
1022 if (smsc911x_phy_loopbacktest(dev) < 0) {
dffc6b24 1023 SMSC_WARN(pdata, hw, "Failed Loop Back Test");
fd9abb3d
SG		 1024 return -ENODEV;
1025 }
dffc6b24 1026 SMSC_TRACE(pdata, hw, "Passed Loop Back Test");
fd9abb3d
SG		 1027#endif /* USE_PHY_WORK_AROUND */
1028
dffc6b24 1029 SMSC_TRACE(pdata, hw, "phy initialised successfully");
fd9abb3d
SG		 1030 return 0;
1031}
1032
8489ec1f 1033static int smsc911x_mii_init(struct platform_device *pdev,
1dd06ae8 1034 struct net_device *dev)
fd9abb3d
SG		 1035{
1036 struct smsc911x_data *pdata = netdev_priv(dev);
1037 int err = -ENXIO, i;
1038
1039 pdata->mii_bus = mdiobus_alloc();
1040 if (!pdata->mii_bus) {
1041 err = -ENOMEM;
1042 goto err_out_1;
1043 }
1044
1045 pdata->mii_bus->name = SMSC_MDIONAME;
09ef0789
FF		 1046 snprintf(pdata->mii_bus->id, MII_BUS_ID_SIZE, "%s-%x",
1047 pdev->name, pdev->id);
fd9abb3d
SG		 1048 pdata->mii_bus->priv = pdata;
1049 pdata->mii_bus->read = smsc911x_mii_read;
1050 pdata->mii_bus->write = smsc911x_mii_write;
1051 pdata->mii_bus->irq = pdata->phy_irq;
1052 for (i = 0; i < PHY_MAX_ADDR; ++i)
1053 pdata->mii_bus->irq[i] = PHY_POLL;
1054
1055 pdata->mii_bus->parent = &pdev->dev;
fd9abb3d 1056
fd9abb3d
SG		 1057 switch (pdata->idrev & 0xFFFF0000) {
1058 case 0x01170000:
1059 case 0x01150000:
1060 case 0x117A0000:
1061 case 0x115A0000:
1062 /* External PHY supported, try to autodetect */
d23f028a 1063 smsc911x_phy_initialise_external(pdata);
fd9abb3d
SG		 1064 break;
1065 default:
dffc6b24
JP		 1066 SMSC_TRACE(pdata, hw, "External PHY is not supported, "
1067 "using internal PHY");
d23f028a 1068 pdata->using_extphy = 0;
fd9abb3d
SG		 1069 break;
1070 }
1071
1072 if (!pdata->using_extphy) {
1073 /* Mask all PHYs except ID 1 (internal) */
1074 pdata->mii_bus->phy_mask = ~(1 << 1);
1075 }
1076
1077 if (mdiobus_register(pdata->mii_bus)) {
dffc6b24 1078 SMSC_WARN(pdata, probe, "Error registering mii bus");
fd9abb3d
SG		 1079 goto err_out_free_bus_2;
1080 }
1081
1082 if (smsc911x_mii_probe(dev) < 0) {
dffc6b24 1083 SMSC_WARN(pdata, probe, "Error registering mii bus");
fd9abb3d
SG		 1084 goto err_out_unregister_bus_3;
1085 }
1086
1087 return 0;
1088
1089err_out_unregister_bus_3:
1090 mdiobus_unregister(pdata->mii_bus);
1091err_out_free_bus_2:
1092 mdiobus_free(pdata->mii_bus);
1093err_out_1:
1094 return err;
1095}
1096
1097/* Gets the number of tx statuses in the fifo */
1098static unsigned int smsc911x_tx_get_txstatcount(struct smsc911x_data *pdata)
1099{
1100 return (smsc911x_reg_read(pdata, TX_FIFO_INF)
1101 & TX_FIFO_INF_TSUSED_) >> 16;
1102}
1103
1104/* Reads tx statuses and increments counters where necessary */
1105static void smsc911x_tx_update_txcounters(struct net_device *dev)
1106{
1107 struct smsc911x_data *pdata = netdev_priv(dev);
1108 unsigned int tx_stat;
1109
1110 while ((tx_stat = smsc911x_tx_get_txstatus(pdata)) != 0) {
1111 if (unlikely(tx_stat & 0x80000000)) {
1112 /* In this driver the packet tag is used as the packet
1113 * length. Since a packet length can never reach the
1114 * size of 0x8000, this bit is reserved. It is worth
1115 * noting that the "reserved bit" in the warning above
1116 * does not reference a hardware defined reserved bit
1117 * but rather a driver defined one.
1118 */
dffc6b24 1119 SMSC_WARN(pdata, hw, "Packet tag reserved bit is high");
fd9abb3d 1120 } else {
785b6f97 1121 if (unlikely(tx_stat & TX_STS_ES_)) {
fd9abb3d
SG		 1122 dev->stats.tx_errors++;
1123 } else {
1124 dev->stats.tx_packets++;
1125 dev->stats.tx_bytes += (tx_stat >> 16);
1126 }
785b6f97 1127 if (unlikely(tx_stat & TX_STS_EXCESS_COL_)) {
fd9abb3d
SG		 1128 dev->stats.collisions += 16;
1129 dev->stats.tx_aborted_errors += 1;
1130 } else {
1131 dev->stats.collisions +=
1132 ((tx_stat >> 3) & 0xF);
1133 }
785b6f97 1134 if (unlikely(tx_stat & TX_STS_LOST_CARRIER_))
fd9abb3d 1135 dev->stats.tx_carrier_errors += 1;
785b6f97 1136 if (unlikely(tx_stat & TX_STS_LATE_COL_)) {
fd9abb3d
SG		 1137 dev->stats.collisions++;
1138 dev->stats.tx_aborted_errors++;
1139 }
1140 }
1141 }
1142}
1143
1144/* Increments the Rx error counters */
1145static void
1146smsc911x_rx_counterrors(struct net_device *dev, unsigned int rxstat)
1147{
1148 int crc_err = 0;
1149
785b6f97 1150 if (unlikely(rxstat & RX_STS_ES_)) {
fd9abb3d 1151 dev->stats.rx_errors++;
785b6f97 1152 if (unlikely(rxstat & RX_STS_CRC_ERR_)) {
fd9abb3d
SG		 1153 dev->stats.rx_crc_errors++;
1154 crc_err = 1;
1155 }
1156 }
1157 if (likely(!crc_err)) {
785b6f97
SG		 1158 if (unlikely((rxstat & RX_STS_FRAME_TYPE_) &&
1159 (rxstat & RX_STS_LENGTH_ERR_)))
fd9abb3d 1160 dev->stats.rx_length_errors++;
fd9abb3d
SG		 1161 if (rxstat & RX_STS_MCAST_)
1162 dev->stats.multicast++;
1163 }
1164}
1165
1166/* Quickly dumps bad packets */
1167static void
3c5e979b 1168smsc911x_rx_fastforward(struct smsc911x_data *pdata, unsigned int pktwords)
fd9abb3d 1169{
fd9abb3d
SG		 1170 if (likely(pktwords >= 4)) {
1171 unsigned int timeout = 500;
1172 unsigned int val;
1173 smsc911x_reg_write(pdata, RX_DP_CTRL, RX_DP_CTRL_RX_FFWD_);
1174 do {
1175 udelay(1);
1176 val = smsc911x_reg_read(pdata, RX_DP_CTRL);
8dacd548 1177 } while ((val & RX_DP_CTRL_RX_FFWD_) && --timeout);
fd9abb3d
SG		 1178
1179 if (unlikely(timeout == 0))
dffc6b24
JP		 1180 SMSC_WARN(pdata, hw, "Timed out waiting for "
1181 "RX FFWD to finish, RX_DP_CTRL: 0x%08X", val);
fd9abb3d
SG		 1182 } else {
1183 unsigned int temp;
1184 while (pktwords--)
1185 temp = smsc911x_reg_read(pdata, RX_DATA_FIFO);
1186 }
1187}
1188
1189/* NAPI poll function */
1190static int smsc911x_poll(struct napi_struct *napi, int budget)
1191{
1192 struct smsc911x_data *pdata =
1193 container_of(napi, struct smsc911x_data, napi);
1194 struct net_device *dev = pdata->dev;
1195 int npackets = 0;
1196
f88c5b98 1197 while (npackets < budget) {
fd9abb3d
SG		 1198 unsigned int pktlength;
1199 unsigned int pktwords;
1200 struct sk_buff *skb;
1201 unsigned int rxstat = smsc911x_rx_get_rxstatus(pdata);
1202
1203 if (!rxstat) {
1204 unsigned int temp;
1205 /* We processed all packets available. Tell NAPI it can
1206 * stop polling then re-enable rx interrupts */
1207 smsc911x_reg_write(pdata, INT_STS, INT_STS_RSFL_);
288379f0 1208 napi_complete(napi);
fd9abb3d
SG		 1209 temp = smsc911x_reg_read(pdata, INT_EN);
1210 temp |= INT_EN_RSFL_EN_;
1211 smsc911x_reg_write(pdata, INT_EN, temp);
1212 break;
1213 }
1214
1215 /* Count packet for NAPI scheduling, even if it has an error.
1216 * Error packets still require cycles to discard */
1217 npackets++;
1218
1219 pktlength = ((rxstat & 0x3FFF0000) >> 16);
1220 pktwords = (pktlength + NET_IP_ALIGN + 3) >> 2;
1221 smsc911x_rx_counterrors(dev, rxstat);
1222
1223 if (unlikely(rxstat & RX_STS_ES_)) {
dffc6b24
JP		 1224 SMSC_WARN(pdata, rx_err,
1225 "Discarding packet with error bit set");
fd9abb3d
SG		 1226 /* Packet has an error, discard it and continue with
1227 * the next */
1228 smsc911x_rx_fastforward(pdata, pktwords);
1229 dev->stats.rx_dropped++;
1230 continue;
1231 }
1232
3c5e979b 1233 skb = netdev_alloc_skb(dev, pktwords << 2);
fd9abb3d 1234 if (unlikely(!skb)) {
dffc6b24
JP		 1235 SMSC_WARN(pdata, rx_err,
1236 "Unable to allocate skb for rx packet");
fd9abb3d
SG		 1237 /* Drop the packet and stop this polling iteration */
1238 smsc911x_rx_fastforward(pdata, pktwords);
1239 dev->stats.rx_dropped++;
1240 break;
1241 }
1242
3c5e979b
WD		 1243 pdata->ops->rx_readfifo(pdata,
1244 (unsigned int *)skb->data, pktwords);
fd9abb3d
SG		 1245
1246 /* Align IP on 16B boundary */
1247 skb_reserve(skb, NET_IP_ALIGN);
1248 skb_put(skb, pktlength - 4);
fd9abb3d 1249 skb->protocol = eth_type_trans(skb, dev);
bc8acf2c 1250 skb_checksum_none_assert(skb);
fd9abb3d
SG		 1251 netif_receive_skb(skb);
1252
1253 /* Update counters */
1254 dev->stats.rx_packets++;
1255 dev->stats.rx_bytes += (pktlength - 4);
fd9abb3d
SG		 1256 }
1257
1258 /* Return total received packets */
1259 return npackets;
1260}
1261
1262/* Returns hash bit number for given MAC address
1263 * Example:
1264 * 01 00 5E 00 00 01 -> returns bit number 31 */
1265static unsigned int smsc911x_hash(char addr[ETH_ALEN])
1266{
1267 return (ether_crc(ETH_ALEN, addr) >> 26) & 0x3f;
1268}
1269
1270static void smsc911x_rx_multicast_update(struct smsc911x_data *pdata)
1271{
1272 /* Performs the multicast & mac_cr update. This is called when
1273 * safe on the current hardware, and with the mac_lock held */
1274 unsigned int mac_cr;
1275
1276 SMSC_ASSERT_MAC_LOCK(pdata);
1277
1278 mac_cr = smsc911x_mac_read(pdata, MAC_CR);
1279 mac_cr |= pdata->set_bits_mask;
1280 mac_cr &= ~(pdata->clear_bits_mask);
1281 smsc911x_mac_write(pdata, MAC_CR, mac_cr);
1282 smsc911x_mac_write(pdata, HASHH, pdata->hashhi);
1283 smsc911x_mac_write(pdata, HASHL, pdata->hashlo);
dffc6b24
JP		 1284 SMSC_TRACE(pdata, hw, "maccr 0x%08X, HASHH 0x%08X, HASHL 0x%08X",
1285 mac_cr, pdata->hashhi, pdata->hashlo);
fd9abb3d
SG		 1286}
1287
1288static void smsc911x_rx_multicast_update_workaround(struct smsc911x_data *pdata)
1289{
1290 unsigned int mac_cr;
1291
1292 /* This function is only called for older LAN911x devices
1293 * (revA or revB), where MAC_CR, HASHH and HASHL should not
1294 * be modified during Rx - newer devices immediately update the
1295 * registers.
1296 *
1297 * This is called from interrupt context */
1298
1299 spin_lock(&pdata->mac_lock);
1300
1301 /* Check Rx has stopped */
1302 if (smsc911x_mac_read(pdata, MAC_CR) & MAC_CR_RXEN_)
dffc6b24 1303 SMSC_WARN(pdata, drv, "Rx not stopped");
fd9abb3d
SG		 1304
1305 /* Perform the update - safe to do now Rx has stopped */
1306 smsc911x_rx_multicast_update(pdata);
1307
1308 /* Re-enable Rx */
1309 mac_cr = smsc911x_mac_read(pdata, MAC_CR);
1310 mac_cr |= MAC_CR_RXEN_;
1311 smsc911x_mac_write(pdata, MAC_CR, mac_cr);
1312
1313 pdata->multicast_update_pending = 0;
1314
1315 spin_unlock(&pdata->mac_lock);
1316}
1317
6386994e
JMC		 1318static int smsc911x_phy_disable_energy_detect(struct smsc911x_data *pdata)
1319{
1320 int rc = 0;
1321
1322 if (!pdata->phy_dev)
1323 return rc;
1324
1325 rc = phy_read(pdata->phy_dev, MII_LAN83C185_CTRL_STATUS);
1326
1327 if (rc < 0) {
1328 SMSC_WARN(pdata, drv, "Failed reading PHY control reg");
1329 return rc;
1330 }
1331
1332 /*
1333 * If energy is detected the PHY is already awake so is not necessary
1334 * to disable the energy detect power-down mode.
1335 */
1336 if ((rc & MII_LAN83C185_EDPWRDOWN) &&
1337 !(rc & MII_LAN83C185_ENERGYON)) {
1338 /* Disable energy detect mode for this SMSC Transceivers */
1339 rc = phy_write(pdata->phy_dev, MII_LAN83C185_CTRL_STATUS,
1340 rc & (~MII_LAN83C185_EDPWRDOWN));
1341
1342 if (rc < 0) {
1343 SMSC_WARN(pdata, drv, "Failed writing PHY control reg");
1344 return rc;
1345 }
1346
1347 mdelay(1);
1348 }
1349
1350 return 0;
1351}
1352
1353static int smsc911x_phy_enable_energy_detect(struct smsc911x_data *pdata)
1354{
1355 int rc = 0;
1356
1357 if (!pdata->phy_dev)
1358 return rc;
1359
1360 rc = phy_read(pdata->phy_dev, MII_LAN83C185_CTRL_STATUS);
1361
1362 if (rc < 0) {
1363 SMSC_WARN(pdata, drv, "Failed reading PHY control reg");
1364 return rc;
1365 }
1366
1367 /* Only enable if energy detect mode is already disabled */
1368 if (!(rc & MII_LAN83C185_EDPWRDOWN)) {
1369 mdelay(100);
1370 /* Enable energy detect mode for this SMSC Transceivers */
1371 rc = phy_write(pdata->phy_dev, MII_LAN83C185_CTRL_STATUS,
1372 rc | MII_LAN83C185_EDPWRDOWN);
1373
1374 if (rc < 0) {
1375 SMSC_WARN(pdata, drv, "Failed writing PHY control reg");
1376 return rc;
1377 }
1378
1379 mdelay(1);
1380 }
1381 return 0;
1382}
1383
fd9abb3d
SG		 1384static int smsc911x_soft_reset(struct smsc911x_data *pdata)
1385{
1386 unsigned int timeout;
1387 unsigned int temp;
6386994e
JMC		 1388 int ret;
1389
1390 /*
1391 * LAN9210/LAN9211/LAN9220/LAN9221 chips have an internal PHY that
1392 * are initialized in a Energy Detect Power-Down mode that prevents
1393 * the MAC chip to be software reseted. So we have to wakeup the PHY
1394 * before.
1395 */
1396 if (pdata->generation == 4) {
1397 ret = smsc911x_phy_disable_energy_detect(pdata);
1398
1399 if (ret) {
1400 SMSC_WARN(pdata, drv, "Failed to wakeup the PHY chip");
1401 return ret;
1402 }
1403 }
fd9abb3d
SG		 1404
1405 /* Reset the LAN911x */
1406 smsc911x_reg_write(pdata, HW_CFG, HW_CFG_SRST_);
1407 timeout = 10;
1408 do {
1409 udelay(10);
1410 temp = smsc911x_reg_read(pdata, HW_CFG);
1411 } while ((--timeout) && (temp & HW_CFG_SRST_));
1412
1413 if (unlikely(temp & HW_CFG_SRST_)) {
dffc6b24 1414 SMSC_WARN(pdata, drv, "Failed to complete reset");
fd9abb3d
SG		 1415 return -EIO;
1416 }
6386994e
JMC		 1417
1418 if (pdata->generation == 4) {
1419 ret = smsc911x_phy_enable_energy_detect(pdata);
1420
1421 if (ret) {
1422 SMSC_WARN(pdata, drv, "Failed to wakeup the PHY chip");
1423 return ret;
1424 }
1425 }
1426
fd9abb3d
SG		 1427 return 0;
1428}
1429
1430/* Sets the device MAC address to dev_addr, called with mac_lock held */
1431static void
225ddf49 1432smsc911x_set_hw_mac_address(struct smsc911x_data *pdata, u8 dev_addr[6])
fd9abb3d
SG		 1433{
1434 u32 mac_high16 = (dev_addr[5] << 8) | dev_addr[4];
1435 u32 mac_low32 = (dev_addr[3] << 24) | (dev_addr[2] << 16) |
1436 (dev_addr[1] << 8) | dev_addr[0];
1437
1438 SMSC_ASSERT_MAC_LOCK(pdata);
1439
1440 smsc911x_mac_write(pdata, ADDRH, mac_high16);
1441 smsc911x_mac_write(pdata, ADDRL, mac_low32);
1442}
1443
8e27628e
MB		 1444static void smsc911x_disable_irq_chip(struct net_device *dev)
1445{
1446 struct smsc911x_data *pdata = netdev_priv(dev);
1447
1448 smsc911x_reg_write(pdata, INT_EN, 0);
1449 smsc911x_reg_write(pdata, INT_STS, 0xFFFFFFFF);
1450}
1451
fd9abb3d
SG		 1452static int smsc911x_open(struct net_device *dev)
1453{
1454 struct smsc911x_data *pdata = netdev_priv(dev);
1455 unsigned int timeout;
1456 unsigned int temp;
1457 unsigned int intcfg;
1458
1459 /* if the phy is not yet registered, retry later*/
1460 if (!pdata->phy_dev) {
dffc6b24 1461 SMSC_WARN(pdata, hw, "phy_dev is NULL");
fd9abb3d
SG		 1462 return -EAGAIN;
1463 }
1464
fd9abb3d
SG		 1465 /* Reset the LAN911x */
1466 if (smsc911x_soft_reset(pdata)) {
dffc6b24 1467 SMSC_WARN(pdata, hw, "soft reset failed");
fd9abb3d
SG		 1468 return -EIO;
1469 }
1470
1471 smsc911x_reg_write(pdata, HW_CFG, 0x00050000);
1472 smsc911x_reg_write(pdata, AFC_CFG, 0x006E3740);
1473
f277e65e
GW		 1474 /* Increase the legal frame size of VLAN tagged frames to 1522 bytes */
1475 spin_lock_irq(&pdata->mac_lock);
1476 smsc911x_mac_write(pdata, VLAN1, ETH_P_8021Q);
1477 spin_unlock_irq(&pdata->mac_lock);
1478
fd9abb3d
SG		 1479 /* Make sure EEPROM has finished loading before setting GPIO_CFG */
1480 timeout = 50;
f7efb6cc
SG		 1481 while ((smsc911x_reg_read(pdata, E2P_CMD) & E2P_CMD_EPC_BUSY_) &&
1482 --timeout) {
fd9abb3d
SG		 1483 udelay(10);
1484 }
1485
1486 if (unlikely(timeout == 0))
dffc6b24
JP		 1487 SMSC_WARN(pdata, ifup,
1488 "Timed out waiting for EEPROM busy bit to clear");
fd9abb3d
SG		 1489
1490 smsc911x_reg_write(pdata, GPIO_CFG, 0x70070000);
1491
1492 /* The soft reset above cleared the device's MAC address,
1493 * restore it from local copy (set in probe) */
1494 spin_lock_irq(&pdata->mac_lock);
225ddf49 1495 smsc911x_set_hw_mac_address(pdata, dev->dev_addr);
fd9abb3d
SG		 1496 spin_unlock_irq(&pdata->mac_lock);
1497
1498 /* Initialise irqs, but leave all sources disabled */
8e27628e 1499 smsc911x_disable_irq_chip(dev);
fd9abb3d
SG		 1500
1501 /* Set interrupt deassertion to 100uS */
1502 intcfg = ((10 << 24) | INT_CFG_IRQ_EN_);
1503
2107fb8b 1504 if (pdata->config.irq_polarity) {
dffc6b24 1505 SMSC_TRACE(pdata, ifup, "irq polarity: active high");
fd9abb3d
SG		 1506 intcfg |= INT_CFG_IRQ_POL_;
1507 } else {
dffc6b24 1508 SMSC_TRACE(pdata, ifup, "irq polarity: active low");
fd9abb3d
SG		 1509 }
1510
2107fb8b 1511 if (pdata->config.irq_type) {
dffc6b24 1512 SMSC_TRACE(pdata, ifup, "irq type: push-pull");
fd9abb3d
SG		 1513 intcfg |= INT_CFG_IRQ_TYPE_;
1514 } else {
dffc6b24 1515 SMSC_TRACE(pdata, ifup, "irq type: open drain");
fd9abb3d
SG		 1516 }
1517
1518 smsc911x_reg_write(pdata, INT_CFG, intcfg);
1519
dffc6b24 1520 SMSC_TRACE(pdata, ifup, "Testing irq handler using IRQ %d", dev->irq);
fd9abb3d
SG		 1521 pdata->software_irq_signal = 0;
1522 smp_wmb();
1523
1524 temp = smsc911x_reg_read(pdata, INT_EN);
1525 temp |= INT_EN_SW_INT_EN_;
1526 smsc911x_reg_write(pdata, INT_EN, temp);
1527
1528 timeout = 1000;
1529 while (timeout--) {
1530 if (pdata->software_irq_signal)
1531 break;
1532 msleep(1);
1533 }
1534
1535 if (!pdata->software_irq_signal) {
dffc6b24
JP		 1536 netdev_warn(dev, "ISR failed signaling test (IRQ %d)\n",
1537 dev->irq);
fd9abb3d
SG		 1538 return -ENODEV;
1539 }
dffc6b24
JP		 1540 SMSC_TRACE(pdata, ifup, "IRQ handler passed test using IRQ %d",
1541 dev->irq);
fd9abb3d 1542
dffc6b24
JP		 1543 netdev_info(dev, "SMSC911x/921x identified at %#08lx, IRQ: %d\n",
1544 (unsigned long)pdata->ioaddr, dev->irq);
fd9abb3d 1545
44c1d6f9
SG		 1546 /* Reset the last known duplex and carrier */
1547 pdata->last_duplex = -1;
1548 pdata->last_carrier = -1;
1549
fd9abb3d
SG		 1550 /* Bring the PHY up */
1551 phy_start(pdata->phy_dev);
1552
1553 temp = smsc911x_reg_read(pdata, HW_CFG);
1554 /* Preserve TX FIFO size and external PHY configuration */
1555 temp &= (HW_CFG_TX_FIF_SZ_|0x00000FFF);
1556 temp |= HW_CFG_SF_;
1557 smsc911x_reg_write(pdata, HW_CFG, temp);
1558
1559 temp = smsc911x_reg_read(pdata, FIFO_INT);
1560 temp |= FIFO_INT_TX_AVAIL_LEVEL_;
1561 temp &= ~(FIFO_INT_RX_STS_LEVEL_);
1562 smsc911x_reg_write(pdata, FIFO_INT, temp);
1563
1564 /* set RX Data offset to 2 bytes for alignment */
3c5e979b 1565 smsc911x_reg_write(pdata, RX_CFG, (NET_IP_ALIGN << 8));
fd9abb3d
SG		 1566
1567 /* enable NAPI polling before enabling RX interrupts */
1568 napi_enable(&pdata->napi);
1569
1570 temp = smsc911x_reg_read(pdata, INT_EN);
1373c0fd 1571 temp |= (INT_EN_TDFA_EN_ | INT_EN_RSFL_EN_ | INT_EN_RXSTOP_INT_EN_);
fd9abb3d
SG		 1572 smsc911x_reg_write(pdata, INT_EN, temp);
1573
1574 spin_lock_irq(&pdata->mac_lock);
1575 temp = smsc911x_mac_read(pdata, MAC_CR);
1576 temp |= (MAC_CR_TXEN_ | MAC_CR_RXEN_ | MAC_CR_HBDIS_);
1577 smsc911x_mac_write(pdata, MAC_CR, temp);
1578 spin_unlock_irq(&pdata->mac_lock);
1579
1580 smsc911x_reg_write(pdata, TX_CFG, TX_CFG_TX_ON_);
1581
1582 netif_start_queue(dev);
1583 return 0;
1584}
1585
1586/* Entry point for stopping the interface */
1587static int smsc911x_stop(struct net_device *dev)
1588{
1589 struct smsc911x_data *pdata = netdev_priv(dev);
1590 unsigned int temp;
1591
fd9abb3d
SG		 1592 /* Disable all device interrupts */
1593 temp = smsc911x_reg_read(pdata, INT_CFG);
1594 temp &= ~INT_CFG_IRQ_EN_;
1595 smsc911x_reg_write(pdata, INT_CFG, temp);
1596
1597 /* Stop Tx and Rx polling */
1598 netif_stop_queue(dev);
1599 napi_disable(&pdata->napi);
1600
1601 /* At this point all Rx and Tx activity is stopped */
1602 dev->stats.rx_dropped += smsc911x_reg_read(pdata, RX_DROP);
1603 smsc911x_tx_update_txcounters(dev);
1604
1605 /* Bring the PHY down */
dd045193
SG		 1606 if (pdata->phy_dev)
1607 phy_stop(pdata->phy_dev);
fd9abb3d 1608
dffc6b24 1609 SMSC_TRACE(pdata, ifdown, "Interface stopped");
fd9abb3d
SG		 1610 return 0;
1611}
1612
1613/* Entry point for transmitting a packet */
1614static int smsc911x_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
1615{
1616 struct smsc911x_data *pdata = netdev_priv(dev);
1617 unsigned int freespace;
1618 unsigned int tx_cmd_a;
1619 unsigned int tx_cmd_b;
1620 unsigned int temp;
1621 u32 wrsz;
1622 ulong bufp;
1623
1624 freespace = smsc911x_reg_read(pdata, TX_FIFO_INF) & TX_FIFO_INF_TDFREE_;
1625
1626 if (unlikely(freespace < TX_FIFO_LOW_THRESHOLD))
dffc6b24
JP		 1627 SMSC_WARN(pdata, tx_err,
1628 "Tx data fifo low, space available: %d", freespace);
fd9abb3d
SG		 1629
1630 /* Word alignment adjustment */
1631 tx_cmd_a = (u32)((ulong)skb->data & 0x03) << 16;
1632 tx_cmd_a |= TX_CMD_A_FIRST_SEG_ | TX_CMD_A_LAST_SEG_;
1633 tx_cmd_a |= (unsigned int)skb->len;
1634
1635 tx_cmd_b = ((unsigned int)skb->len) << 16;
1636 tx_cmd_b |= (unsigned int)skb->len;
1637
1638 smsc911x_reg_write(pdata, TX_DATA_FIFO, tx_cmd_a);
1639 smsc911x_reg_write(pdata, TX_DATA_FIFO, tx_cmd_b);
1640
1641 bufp = (ulong)skb->data & (~0x3);
1642 wrsz = (u32)skb->len + 3;
1643 wrsz += (u32)((ulong)skb->data & 0x3);
1644 wrsz >>= 2;
1645
c326de88 1646 pdata->ops->tx_writefifo(pdata, (unsigned int *)bufp, wrsz);
fd9abb3d 1647 freespace -= (skb->len + 32);
8c0069ae 1648 skb_tx_timestamp(skb);
fd9abb3d 1649 dev_kfree_skb(skb);
fd9abb3d
SG		 1650
1651 if (unlikely(smsc911x_tx_get_txstatcount(pdata) >= 30))
1652 smsc911x_tx_update_txcounters(dev);
1653
1654 if (freespace < TX_FIFO_LOW_THRESHOLD) {
1655 netif_stop_queue(dev);
1656 temp = smsc911x_reg_read(pdata, FIFO_INT);
1657 temp &= 0x00FFFFFF;
1658 temp |= 0x32000000;
1659 smsc911x_reg_write(pdata, FIFO_INT, temp);
1660 }
1661
1662 return NETDEV_TX_OK;
1663}
1664
1665/* Entry point for getting status counters */
1666static struct net_device_stats *smsc911x_get_stats(struct net_device *dev)
1667{
1668 struct smsc911x_data *pdata = netdev_priv(dev);
1669 smsc911x_tx_update_txcounters(dev);
1670 dev->stats.rx_dropped += smsc911x_reg_read(pdata, RX_DROP);
1671 return &dev->stats;
1672}
1673
1674/* Entry point for setting addressing modes */
1675static void smsc911x_set_multicast_list(struct net_device *dev)
1676{
1677 struct smsc911x_data *pdata = netdev_priv(dev);
1678 unsigned long flags;
1679
1680 if (dev->flags & IFF_PROMISC) {
1681 /* Enabling promiscuous mode */
1682 pdata->set_bits_mask = MAC_CR_PRMS_;
1683 pdata->clear_bits_mask = (MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
1684 pdata->hashhi = 0;
1685 pdata->hashlo = 0;
1686 } else if (dev->flags & IFF_ALLMULTI) {
1687 /* Enabling all multicast mode */
1688 pdata->set_bits_mask = MAC_CR_MCPAS_;
1689 pdata->clear_bits_mask = (MAC_CR_PRMS_ | MAC_CR_HPFILT_);
1690 pdata->hashhi = 0;
1691 pdata->hashlo = 0;
4cd24eaf 1692 } else if (!netdev_mc_empty(dev)) {
fd9abb3d
SG		 1693 /* Enabling specific multicast addresses */
1694 unsigned int hash_high = 0;
1695 unsigned int hash_low = 0;
22bedad3 1696 struct netdev_hw_addr *ha;
fd9abb3d
SG		 1697
1698 pdata->set_bits_mask = MAC_CR_HPFILT_;
1699 pdata->clear_bits_mask = (MAC_CR_PRMS_ | MAC_CR_MCPAS_);
1700
22bedad3
JP		 1701 netdev_for_each_mc_addr(ha, dev) {
1702 unsigned int bitnum = smsc911x_hash(ha->addr);
2a0d18f9
JP		 1703 unsigned int mask = 0x01 << (bitnum & 0x1F);
1704
1705 if (bitnum & 0x20)
1706 hash_high |= mask;
1707 else
1708 hash_low |= mask;
fd9abb3d 1709 }
fd9abb3d
SG		 1710
1711 pdata->hashhi = hash_high;
1712 pdata->hashlo = hash_low;
1713 } else {
1714 /* Enabling local MAC address only */
1715 pdata->set_bits_mask = 0;
1716 pdata->clear_bits_mask =
1717 (MAC_CR_PRMS_ | MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
1718 pdata->hashhi = 0;
1719 pdata->hashlo = 0;
1720 }
1721
1722 spin_lock_irqsave(&pdata->mac_lock, flags);
1723
1724 if (pdata->generation <= 1) {
1725 /* Older hardware revision - cannot change these flags while
1726 * receiving data */
1727 if (!pdata->multicast_update_pending) {
1728 unsigned int temp;
dffc6b24 1729 SMSC_TRACE(pdata, hw, "scheduling mcast update");
fd9abb3d
SG		 1730 pdata->multicast_update_pending = 1;
1731
1732 /* Request the hardware to stop, then perform the
1733 * update when we get an RX_STOP interrupt */
fd9abb3d
SG		 1734 temp = smsc911x_mac_read(pdata, MAC_CR);
1735 temp &= ~(MAC_CR_RXEN_);
1736 smsc911x_mac_write(pdata, MAC_CR, temp);
1737 } else {
1738 /* There is another update pending, this should now
1739 * use the newer values */
1740 }
1741 } else {
1742 /* Newer hardware revision - can write immediately */
1743 smsc911x_rx_multicast_update(pdata);
1744 }
1745
1746 spin_unlock_irqrestore(&pdata->mac_lock, flags);
1747}
1748
1749static irqreturn_t smsc911x_irqhandler(int irq, void *dev_id)
1750{
1751 struct net_device *dev = dev_id;
1752 struct smsc911x_data *pdata = netdev_priv(dev);
1753 u32 intsts = smsc911x_reg_read(pdata, INT_STS);
1754 u32 inten = smsc911x_reg_read(pdata, INT_EN);
1755 int serviced = IRQ_NONE;
1756 u32 temp;
1757
1758 if (unlikely(intsts & inten & INT_STS_SW_INT_)) {
1759 temp = smsc911x_reg_read(pdata, INT_EN);
1760 temp &= (~INT_EN_SW_INT_EN_);
1761 smsc911x_reg_write(pdata, INT_EN, temp);
1762 smsc911x_reg_write(pdata, INT_STS, INT_STS_SW_INT_);
1763 pdata->software_irq_signal = 1;
1764 smp_wmb();
1765 serviced = IRQ_HANDLED;
1766 }
1767
1768 if (unlikely(intsts & inten & INT_STS_RXSTOP_INT_)) {
1769 /* Called when there is a multicast update scheduled and
1770 * it is now safe to complete the update */
dffc6b24 1771 SMSC_TRACE(pdata, intr, "RX Stop interrupt");
fd9abb3d 1772 smsc911x_reg_write(pdata, INT_STS, INT_STS_RXSTOP_INT_);
1373c0fd
SG		 1773 if (pdata->multicast_update_pending)
1774 smsc911x_rx_multicast_update_workaround(pdata);
fd9abb3d
SG		 1775 serviced = IRQ_HANDLED;
1776 }
1777
1778 if (intsts & inten & INT_STS_TDFA_) {
1779 temp = smsc911x_reg_read(pdata, FIFO_INT);
1780 temp |= FIFO_INT_TX_AVAIL_LEVEL_;
1781 smsc911x_reg_write(pdata, FIFO_INT, temp);
1782 smsc911x_reg_write(pdata, INT_STS, INT_STS_TDFA_);
1783 netif_wake_queue(dev);
1784 serviced = IRQ_HANDLED;
1785 }
1786
1787 if (unlikely(intsts & inten & INT_STS_RXE_)) {
dffc6b24 1788 SMSC_TRACE(pdata, intr, "RX Error interrupt");
fd9abb3d
SG		 1789 smsc911x_reg_write(pdata, INT_STS, INT_STS_RXE_);
1790 serviced = IRQ_HANDLED;
1791 }
1792
1793 if (likely(intsts & inten & INT_STS_RSFL_)) {
288379f0 1794 if (likely(napi_schedule_prep(&pdata->napi))) {
fd9abb3d
SG		 1795 /* Disable Rx interrupts */
1796 temp = smsc911x_reg_read(pdata, INT_EN);
1797 temp &= (~INT_EN_RSFL_EN_);
1798 smsc911x_reg_write(pdata, INT_EN, temp);
1799 /* Schedule a NAPI poll */
288379f0 1800 __napi_schedule(&pdata->napi);
fd9abb3d 1801 } else {
dffc6b24 1802 SMSC_WARN(pdata, rx_err, "napi_schedule_prep failed");
fd9abb3d
SG		 1803 }
1804 serviced = IRQ_HANDLED;
1805 }
1806
1807 return serviced;
1808}
1809
1810#ifdef CONFIG_NET_POLL_CONTROLLER
1757ab2f 1811static void smsc911x_poll_controller(struct net_device *dev)
fd9abb3d
SG		 1812{
1813 disable_irq(dev->irq);
1814 smsc911x_irqhandler(0, dev);
1815 enable_irq(dev->irq);
1816}
1817#endif /* CONFIG_NET_POLL_CONTROLLER */
1818
225ddf49
SG		 1819static int smsc911x_set_mac_address(struct net_device *dev, void *p)
1820{
1821 struct smsc911x_data *pdata = netdev_priv(dev);
1822 struct sockaddr *addr = p;
1823
1824 /* On older hardware revisions we cannot change the mac address
1825 * registers while receiving data. Newer devices can safely change
1826 * this at any time. */
1827 if (pdata->generation <= 1 && netif_running(dev))
1828 return -EBUSY;
1829
1830 if (!is_valid_ether_addr(addr->sa_data))
1831 return -EADDRNOTAVAIL;
1832
1833 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
1834
1835 spin_lock_irq(&pdata->mac_lock);
1836 smsc911x_set_hw_mac_address(pdata, dev->dev_addr);
1837 spin_unlock_irq(&pdata->mac_lock);
1838
dffc6b24 1839 netdev_info(dev, "MAC Address: %pM\n", dev->dev_addr);
225ddf49
SG		 1840
1841 return 0;
1842}
1843
fd9abb3d
SG		 1844/* Standard ioctls for mii-tool */
1845static int smsc911x_do_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1846{
1847 struct smsc911x_data *pdata = netdev_priv(dev);
1848
1849 if (!netif_running(dev) || !pdata->phy_dev)
1850 return -EINVAL;
1851
28b04113 1852 return phy_mii_ioctl(pdata->phy_dev, ifr, cmd);
fd9abb3d
SG		 1853}
1854
1855static int
1856smsc911x_ethtool_getsettings(struct net_device *dev, struct ethtool_cmd *cmd)
1857{
1858 struct smsc911x_data *pdata = netdev_priv(dev);
1859
1860 cmd->maxtxpkt = 1;
1861 cmd->maxrxpkt = 1;
1862 return phy_ethtool_gset(pdata->phy_dev, cmd);
1863}
1864
1865static int
1866smsc911x_ethtool_setsettings(struct net_device *dev, struct ethtool_cmd *cmd)
1867{
1868 struct smsc911x_data *pdata = netdev_priv(dev);
1869
1870 return phy_ethtool_sset(pdata->phy_dev, cmd);
1871}
1872
1873static void smsc911x_ethtool_getdrvinfo(struct net_device *dev,
1874 struct ethtool_drvinfo *info)
1875{
1876 strlcpy(info->driver, SMSC_CHIPNAME, sizeof(info->driver));
1877 strlcpy(info->version, SMSC_DRV_VERSION, sizeof(info->version));
db1d7bf7 1878 strlcpy(info->bus_info, dev_name(dev->dev.parent),
fd9abb3d
SG		 1879 sizeof(info->bus_info));
1880}
1881
1882static int smsc911x_ethtool_nwayreset(struct net_device *dev)
1883{
1884 struct smsc911x_data *pdata = netdev_priv(dev);
1885
1886 return phy_start_aneg(pdata->phy_dev);
1887}
1888
1889static u32 smsc911x_ethtool_getmsglevel(struct net_device *dev)
1890{
1891 struct smsc911x_data *pdata = netdev_priv(dev);
1892 return pdata->msg_enable;
1893}
1894
1895static void smsc911x_ethtool_setmsglevel(struct net_device *dev, u32 level)
1896{
1897 struct smsc911x_data *pdata = netdev_priv(dev);
1898 pdata->msg_enable = level;
1899}
1900
1901static int smsc911x_ethtool_getregslen(struct net_device *dev)
1902{
1903 return (((E2P_DATA - ID_REV) / 4 + 1) + (WUCSR - MAC_CR) + 1 + 32) *
1904 sizeof(u32);
1905}
1906
1907static void
1908smsc911x_ethtool_getregs(struct net_device *dev, struct ethtool_regs *regs,
1909 void *buf)
1910{
1911 struct smsc911x_data *pdata = netdev_priv(dev);
1912 struct phy_device *phy_dev = pdata->phy_dev;
1913 unsigned long flags;
1914 unsigned int i;
1915 unsigned int j = 0;
1916 u32 *data = buf;
1917
1918 regs->version = pdata->idrev;
1919 for (i = ID_REV; i <= E2P_DATA; i += (sizeof(u32)))
1920 data[j++] = smsc911x_reg_read(pdata, i);
1921
1922 for (i = MAC_CR; i <= WUCSR; i++) {
1923 spin_lock_irqsave(&pdata->mac_lock, flags);
1924 data[j++] = smsc911x_mac_read(pdata, i);
1925 spin_unlock_irqrestore(&pdata->mac_lock, flags);
1926 }
1927
1928 for (i = 0; i <= 31; i++)
1929 data[j++] = smsc911x_mii_read(phy_dev->bus, phy_dev->addr, i);
1930}
1931
1932static void smsc911x_eeprom_enable_access(struct smsc911x_data *pdata)
1933{
1934 unsigned int temp = smsc911x_reg_read(pdata, GPIO_CFG);
1935 temp &= ~GPIO_CFG_EEPR_EN_;
1936 smsc911x_reg_write(pdata, GPIO_CFG, temp);
1937 msleep(1);
1938}
1939
1940static int smsc911x_eeprom_send_cmd(struct smsc911x_data *pdata, u32 op)
1941{
1942 int timeout = 100;
1943 u32 e2cmd;
1944
dffc6b24 1945 SMSC_TRACE(pdata, drv, "op 0x%08x", op);
fd9abb3d 1946 if (smsc911x_reg_read(pdata, E2P_CMD) & E2P_CMD_EPC_BUSY_) {
dffc6b24 1947 SMSC_WARN(pdata, drv, "Busy at start");
fd9abb3d
SG		 1948 return -EBUSY;
1949 }
1950
1951 e2cmd = op | E2P_CMD_EPC_BUSY_;
1952 smsc911x_reg_write(pdata, E2P_CMD, e2cmd);
1953
1954 do {
1955 msleep(1);
1956 e2cmd = smsc911x_reg_read(pdata, E2P_CMD);
2cf0dbed 1957 } while ((e2cmd & E2P_CMD_EPC_BUSY_) && (--timeout));
fd9abb3d
SG		 1958
1959 if (!timeout) {
dffc6b24 1960 SMSC_TRACE(pdata, drv, "TIMED OUT");
fd9abb3d
SG		 1961 return -EAGAIN;
1962 }
1963
1964 if (e2cmd & E2P_CMD_EPC_TIMEOUT_) {
1c01a80c 1965 SMSC_TRACE(pdata, drv, "Error occurred during eeprom operation");
fd9abb3d
SG		 1966 return -EINVAL;
1967 }
1968
1969 return 0;
1970}
1971
1972static int smsc911x_eeprom_read_location(struct smsc911x_data *pdata,
1973 u8 address, u8 *data)
1974{
1975 u32 op = E2P_CMD_EPC_CMD_READ_ | address;
1976 int ret;
1977
dffc6b24 1978 SMSC_TRACE(pdata, drv, "address 0x%x", address);
fd9abb3d
SG		 1979 ret = smsc911x_eeprom_send_cmd(pdata, op);
1980
1981 if (!ret)
1982 data[address] = smsc911x_reg_read(pdata, E2P_DATA);
1983
1984 return ret;
1985}
1986
1987static int smsc911x_eeprom_write_location(struct smsc911x_data *pdata,
1988 u8 address, u8 data)
1989{
1990 u32 op = E2P_CMD_EPC_CMD_ERASE_ | address;
58add9fc 1991 u32 temp;
fd9abb3d
SG		 1992 int ret;
1993
dffc6b24 1994 SMSC_TRACE(pdata, drv, "address 0x%x, data 0x%x", address, data);
fd9abb3d
SG		 1995 ret = smsc911x_eeprom_send_cmd(pdata, op);
1996
1997 if (!ret) {
1998 op = E2P_CMD_EPC_CMD_WRITE_ | address;
1999 smsc911x_reg_write(pdata, E2P_DATA, (u32)data);
58add9fc
SG		 2000
2001 /* Workaround for hardware read-after-write restriction */
2002 temp = smsc911x_reg_read(pdata, BYTE_TEST);
2003
fd9abb3d
SG		 2004 ret = smsc911x_eeprom_send_cmd(pdata, op);
2005 }
2006
2007 return ret;
2008}
2009
2010static int smsc911x_ethtool_get_eeprom_len(struct net_device *dev)
2011{
2012 return SMSC911X_EEPROM_SIZE;
2013}
2014
2015static int smsc911x_ethtool_get_eeprom(struct net_device *dev,
2016 struct ethtool_eeprom *eeprom, u8 *data)
2017{
2018 struct smsc911x_data *pdata = netdev_priv(dev);
2019 u8 eeprom_data[SMSC911X_EEPROM_SIZE];
2020 int len;
2021 int i;
2022
2023 smsc911x_eeprom_enable_access(pdata);
2024
2025 len = min(eeprom->len, SMSC911X_EEPROM_SIZE);
2026 for (i = 0; i < len; i++) {
2027 int ret = smsc911x_eeprom_read_location(pdata, i, eeprom_data);
2028 if (ret < 0) {
2029 eeprom->len = 0;
2030 return ret;
2031 }
2032 }
2033
2034 memcpy(data, &eeprom_data[eeprom->offset], len);
2035 eeprom->len = len;
2036 return 0;
2037}
2038
2039static int smsc911x_ethtool_set_eeprom(struct net_device *dev,
2040 struct ethtool_eeprom *eeprom, u8 *data)
2041{
2042 int ret;
2043 struct smsc911x_data *pdata = netdev_priv(dev);
2044
2045 smsc911x_eeprom_enable_access(pdata);
2046 smsc911x_eeprom_send_cmd(pdata, E2P_CMD_EPC_CMD_EWEN_);
2047 ret = smsc911x_eeprom_write_location(pdata, eeprom->offset, *data);
2048 smsc911x_eeprom_send_cmd(pdata, E2P_CMD_EPC_CMD_EWDS_);
2049
2050 /* Single byte write, according to man page */
2051 eeprom->len = 1;
2052
2053 return ret;
2054}
2055
cb5b04fe 2056static const struct ethtool_ops smsc911x_ethtool_ops = {
fd9abb3d
SG		 2057 .get_settings = smsc911x_ethtool_getsettings,
2058 .set_settings = smsc911x_ethtool_setsettings,
2059 .get_link = ethtool_op_get_link,
2060 .get_drvinfo = smsc911x_ethtool_getdrvinfo,
2061 .nway_reset = smsc911x_ethtool_nwayreset,
2062 .get_msglevel = smsc911x_ethtool_getmsglevel,
2063 .set_msglevel = smsc911x_ethtool_setmsglevel,
2064 .get_regs_len = smsc911x_ethtool_getregslen,
2065 .get_regs = smsc911x_ethtool_getregs,
2066 .get_eeprom_len = smsc911x_ethtool_get_eeprom_len,
2067 .get_eeprom = smsc911x_ethtool_get_eeprom,
2068 .set_eeprom = smsc911x_ethtool_set_eeprom,
b5d1d256 2069 .get_ts_info = ethtool_op_get_ts_info,
fd9abb3d
SG		 2070};
2071
631b7568
SG		 2072static const struct net_device_ops smsc911x_netdev_ops = {
2073 .ndo_open = smsc911x_open,
2074 .ndo_stop = smsc911x_stop,
2075 .ndo_start_xmit = smsc911x_hard_start_xmit,
2076 .ndo_get_stats = smsc911x_get_stats,
afc4b13d 2077 .ndo_set_rx_mode = smsc911x_set_multicast_list,
631b7568 2078 .ndo_do_ioctl = smsc911x_do_ioctl,
635ecaa7 2079 .ndo_change_mtu = eth_change_mtu,
631b7568 2080 .ndo_validate_addr = eth_validate_addr,
225ddf49 2081 .ndo_set_mac_address = smsc911x_set_mac_address,
631b7568
SG		 2082#ifdef CONFIG_NET_POLL_CONTROLLER
2083 .ndo_poll_controller = smsc911x_poll_controller,
2084#endif
2085};
2086
31f45747 2087/* copies the current mac address from hardware to dev->dev_addr */
8489ec1f 2088static void smsc911x_read_mac_address(struct net_device *dev)
31f45747
SG		 2089{
2090 struct smsc911x_data *pdata = netdev_priv(dev);
2091 u32 mac_high16 = smsc911x_mac_read(pdata, ADDRH);
2092 u32 mac_low32 = smsc911x_mac_read(pdata, ADDRL);
2093
2094 dev->dev_addr[0] = (u8)(mac_low32);
2095 dev->dev_addr[1] = (u8)(mac_low32 >> 8);
2096 dev->dev_addr[2] = (u8)(mac_low32 >> 16);
2097 dev->dev_addr[3] = (u8)(mac_low32 >> 24);
2098 dev->dev_addr[4] = (u8)(mac_high16);
2099 dev->dev_addr[5] = (u8)(mac_high16 >> 8);
2100}
2101
fd9abb3d 2102/* Initializing private device structures, only called from probe */
8489ec1f 2103static int smsc911x_init(struct net_device *dev)
fd9abb3d
SG		 2104{
2105 struct smsc911x_data *pdata = netdev_priv(dev);
769ce4c9 2106 unsigned int byte_test, mask;
3ac3546e 2107 unsigned int to = 100;
fd9abb3d 2108
dffc6b24
JP		 2109 SMSC_TRACE(pdata, probe, "Driver Parameters:");
2110 SMSC_TRACE(pdata, probe, "LAN base: 0x%08lX",
2111 (unsigned long)pdata->ioaddr);
2112 SMSC_TRACE(pdata, probe, "IRQ: %d", dev->irq);
2113 SMSC_TRACE(pdata, probe, "PHY will be autodetected.");
fd9abb3d 2114
fd9abb3d 2115 spin_lock_init(&pdata->dev_lock);
35a67edf 2116 spin_lock_init(&pdata->mac_lock);
fd9abb3d
SG		 2117
2118 if (pdata->ioaddr == 0) {
dffc6b24 2119 SMSC_WARN(pdata, probe, "pdata->ioaddr: 0x00000000");
fd9abb3d
SG		 2120 return -ENODEV;
2121 }
2122
3ac3546e
RM		 2123 /*
2124 * poll the READY bit in PMT_CTRL. Any other access to the device is
2125 * forbidden while this bit isn't set. Try for 100ms
769ce4c9
KP		 2126 *
2127 * Note that this test is done before the WORD_SWAP register is
2128 * programmed. So in some configurations the READY bit is at 16 before
2129 * WORD_SWAP is written to. This issue is worked around by waiting
2130 * until either bit 0 or bit 16 gets set in PMT_CTRL.
2131 *
2132 * SMSC has confirmed that checking bit 16 (marked as reserved in
2133 * the datasheet) is fine since these bits "will either never be set
2134 * or can only go high after READY does (so also indicate the device
2135 * is ready)".
3ac3546e 2136 */
769ce4c9
KP		 2137
2138 mask = PMT_CTRL_READY_ | swahw32(PMT_CTRL_READY_);
2139 while (!(smsc911x_reg_read(pdata, PMT_CTRL) & mask) && --to)
3ac3546e 2140 udelay(1000);
769ce4c9 2141
3ac3546e
RM		 2142 if (to == 0) {
2143 pr_err("Device not READY in 100ms aborting\n");
2144 return -ENODEV;
2145 }
2146
fd9abb3d
SG		 2147 /* Check byte ordering */
2148 byte_test = smsc911x_reg_read(pdata, BYTE_TEST);
dffc6b24 2149 SMSC_TRACE(pdata, probe, "BYTE_TEST: 0x%08X", byte_test);
fd9abb3d 2150 if (byte_test == 0x43218765) {
dffc6b24
JP		 2151 SMSC_TRACE(pdata, probe, "BYTE_TEST looks swapped, "
2152 "applying WORD_SWAP");
fd9abb3d
SG		 2153 smsc911x_reg_write(pdata, WORD_SWAP, 0xffffffff);
2154
2155 /* 1 dummy read of BYTE_TEST is needed after a write to
2156 * WORD_SWAP before its contents are valid */
2157 byte_test = smsc911x_reg_read(pdata, BYTE_TEST);
2158
2159 byte_test = smsc911x_reg_read(pdata, BYTE_TEST);
2160 }
2161
2162 if (byte_test != 0x87654321) {
dffc6b24 2163 SMSC_WARN(pdata, drv, "BYTE_TEST: 0x%08X", byte_test);
fd9abb3d 2164 if (((byte_test >> 16) & 0xFFFF) == (byte_test & 0xFFFF)) {
dffc6b24
JP		 2165 SMSC_WARN(pdata, probe,
2166 "top 16 bits equal to bottom 16 bits");
2167 SMSC_TRACE(pdata, probe,
2168 "This may mean the chip is set "
2169 "for 32 bit while the bus is reading 16 bit");
fd9abb3d
SG		 2170 }
2171 return -ENODEV;
2172 }
2173
2174 /* Default generation to zero (all workarounds apply) */
2175 pdata->generation = 0;
2176
2177 pdata->idrev = smsc911x_reg_read(pdata, ID_REV);
2178 switch (pdata->idrev & 0xFFFF0000) {
2179 case 0x01180000:
2180 case 0x01170000:
2181 case 0x01160000:
2182 case 0x01150000:
28c21379 2183 case 0x218A0000:
fd9abb3d
SG		 2184 /* LAN911[5678] family */
2185 pdata->generation = pdata->idrev & 0x0000FFFF;
2186 break;
2187
2188 case 0x118A0000:
2189 case 0x117A0000:
2190 case 0x116A0000:
2191 case 0x115A0000:
2192 /* LAN921[5678] family */
2193 pdata->generation = 3;
2194 break;
2195
2196 case 0x92100000:
2197 case 0x92110000:
2198 case 0x92200000:
2199 case 0x92210000:
2200 /* LAN9210/LAN9211/LAN9220/LAN9221 */
2201 pdata->generation = 4;
2202 break;
2203
2204 default:
dffc6b24
JP		 2205 SMSC_WARN(pdata, probe, "LAN911x not identified, idrev: 0x%08X",
2206 pdata->idrev);
fd9abb3d
SG		 2207 return -ENODEV;
2208 }
2209
dffc6b24
JP		 2210 SMSC_TRACE(pdata, probe,
2211 "LAN911x identified, idrev: 0x%08X, generation: %d",
2212 pdata->idrev, pdata->generation);
fd9abb3d
SG		 2213
2214 if (pdata->generation == 0)
dffc6b24
JP		 2215 SMSC_WARN(pdata, probe,
2216 "This driver is not intended for this chip revision");
fd9abb3d 2217
31f45747
SG		 2218 /* workaround for platforms without an eeprom, where the mac address
2219 * is stored elsewhere and set by the bootloader. This saves the
2220 * mac address before resetting the device */
35a67edf
EBS		 2221 if (pdata->config.flags & SMSC911X_SAVE_MAC_ADDRESS) {
2222 spin_lock_irq(&pdata->mac_lock);
31f45747 2223 smsc911x_read_mac_address(dev);
35a67edf
EBS		 2224 spin_unlock_irq(&pdata->mac_lock);
2225 }
31f45747 2226
fd9abb3d
SG		 2227 /* Reset the LAN911x */
2228 if (smsc911x_soft_reset(pdata))
2229 return -ENODEV;
2230
fd9abb3d 2231 ether_setup(dev);
fd9abb3d 2232 dev->flags |= IFF_MULTICAST;
fd9abb3d 2233 netif_napi_add(dev, &pdata->napi, smsc911x_poll, SMSC_NAPI_WEIGHT);
631b7568 2234 dev->netdev_ops = &smsc911x_netdev_ops;
fd9abb3d
SG		 2235 dev->ethtool_ops = &smsc911x_ethtool_ops;
2236
fd9abb3d
SG		 2237 return 0;
2238}
2239
8489ec1f 2240static int smsc911x_drv_remove(struct platform_device *pdev)
fd9abb3d
SG		 2241{
2242 struct net_device *dev;
2243 struct smsc911x_data *pdata;
2244 struct resource *res;
2245
2246 dev = platform_get_drvdata(pdev);
2247 BUG_ON(!dev);
2248 pdata = netdev_priv(dev);
2249 BUG_ON(!pdata);
2250 BUG_ON(!pdata->ioaddr);
2251 BUG_ON(!pdata->phy_dev);
2252
dffc6b24 2253 SMSC_TRACE(pdata, ifdown, "Stopping driver");
fd9abb3d
SG		 2254
2255 phy_disconnect(pdata->phy_dev);
2256 pdata->phy_dev = NULL;
2257 mdiobus_unregister(pdata->mii_bus);
2258 mdiobus_free(pdata->mii_bus);
2259
2260 platform_set_drvdata(pdev, NULL);
2261 unregister_netdev(dev);
2262 free_irq(dev->irq, dev);
2263 res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
2264 "smsc911x-memory");
2265 if (!res)
d4522739 2266 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
fd9abb3d 2267
39424539 2268 release_mem_region(res->start, resource_size(res));
fd9abb3d
SG		 2269
2270 iounmap(pdata->ioaddr);
2271
c7e963f6
RM		 2272 (void)smsc911x_disable_resources(pdev);
2273 smsc911x_free_resources(pdev);
2274
fd9abb3d
SG		 2275 free_netdev(dev);
2276
2277 return 0;
2278}
2279
c326de88
MP		 2280/* standard register acces */
2281static const struct smsc911x_ops standard_smsc911x_ops = {
2282 .reg_read = __smsc911x_reg_read,
2283 .reg_write = __smsc911x_reg_write,
2284 .rx_readfifo = smsc911x_rx_readfifo,
2285 .tx_writefifo = smsc911x_tx_writefifo,
2286};
2287
2288/* shifted register access */
2289static const struct smsc911x_ops shifted_smsc911x_ops = {
2290 .reg_read = __smsc911x_reg_read_shift,
2291 .reg_write = __smsc911x_reg_write_shift,
2292 .rx_readfifo = smsc911x_rx_readfifo_shift,
2293 .tx_writefifo = smsc911x_tx_writefifo_shift,
2294};
2295
79f88ee9 2296#ifdef CONFIG_OF
1dd06ae8
GKH		 2297static int smsc911x_probe_config_dt(struct smsc911x_platform_config *config,
2298 struct device_node *np)
79f88ee9
SG		 2299{
2300 const char *mac;
2301 u32 width = 0;
2302
2303 if (!np)
2304 return -ENODEV;
2305
2306 config->phy_interface = of_get_phy_mode(np);
2307
2308 mac = of_get_mac_address(np);
2309 if (mac)
2310 memcpy(config->mac, mac, ETH_ALEN);
2311
2312 of_property_read_u32(np, "reg-shift", &config->shift);
2313
2314 of_property_read_u32(np, "reg-io-width", &width);
2315 if (width == 4)
2316 config->flags |= SMSC911X_USE_32BIT;
f26cd41a
DM		 2317 else
2318 config->flags |= SMSC911X_USE_16BIT;
79f88ee9
SG		 2319
2320 if (of_get_property(np, "smsc,irq-active-high", NULL))
2321 config->irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_HIGH;
2322
2323 if (of_get_property(np, "smsc,irq-push-pull", NULL))
2324 config->irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL;
2325
2326 if (of_get_property(np, "smsc,force-internal-phy", NULL))
2327 config->flags |= SMSC911X_FORCE_INTERNAL_PHY;
2328
2329 if (of_get_property(np, "smsc,force-external-phy", NULL))
2330 config->flags |= SMSC911X_FORCE_EXTERNAL_PHY;
2331
2332 if (of_get_property(np, "smsc,save-mac-address", NULL))
2333 config->flags |= SMSC911X_SAVE_MAC_ADDRESS;
2334
2335 return 0;
2336}
2337#else
2338static inline int smsc911x_probe_config_dt(
2339 struct smsc911x_platform_config *config,
2340 struct device_node *np)
2341{
2342 return -ENODEV;
2343}
2344#endif /* CONFIG_OF */
2345
8489ec1f 2346static int smsc911x_drv_probe(struct platform_device *pdev)
fd9abb3d 2347{
79f88ee9 2348 struct device_node *np = pdev->dev.of_node;
fd9abb3d
SG		 2349 struct net_device *dev;
2350 struct smsc911x_data *pdata;
2107fb8b 2351 struct smsc911x_platform_config *config = pdev->dev.platform_data;
61307ed8 2352 struct resource *res, *irq_res;
fd9abb3d 2353 unsigned int intcfg = 0;
61307ed8 2354 int res_size, irq_flags;
fd9abb3d 2355 int retval;
fd9abb3d 2356
dffc6b24 2357 pr_info("Driver version %s\n", SMSC_DRV_VERSION);
fd9abb3d
SG		 2358
2359 res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
2360 "smsc911x-memory");
2361 if (!res)
2362 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2363 if (!res) {
dffc6b24 2364 pr_warn("Could not allocate resource\n");
fd9abb3d
SG		 2365 retval = -ENODEV;
2366 goto out_0;
2367 }
39424539 2368 res_size = resource_size(res);
fd9abb3d 2369
61307ed8
SG		 2370 irq_res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
2371 if (!irq_res) {
dffc6b24 2372 pr_warn("Could not allocate irq resource\n");
61307ed8
SG		 2373 retval = -ENODEV;
2374 goto out_0;
2375 }
2376
fd9abb3d
SG		 2377 if (!request_mem_region(res->start, res_size, SMSC_CHIPNAME)) {
2378 retval = -EBUSY;
2379 goto out_0;
2380 }
2381
2382 dev = alloc_etherdev(sizeof(struct smsc911x_data));
2383 if (!dev) {
fd9abb3d
SG		 2384 retval = -ENOMEM;
2385 goto out_release_io_1;
2386 }
2387
2388 SET_NETDEV_DEV(dev, &pdev->dev);
2389
2390 pdata = netdev_priv(dev);
61307ed8
SG		 2391 dev->irq = irq_res->start;
2392 irq_flags = irq_res->flags & IRQF_TRIGGER_MASK;
fd9abb3d
SG		 2393 pdata->ioaddr = ioremap_nocache(res->start, res_size);
2394
fd9abb3d
SG		 2395 pdata->dev = dev;
2396 pdata->msg_enable = ((1 << debug) - 1);
2397
c7e963f6
RM		 2398 platform_set_drvdata(pdev, dev);
2399
2400 retval = smsc911x_request_resources(pdev);
2401 if (retval)
2e1d4a06 2402 goto out_request_resources_fail;
c7e963f6
RM		 2403
2404 retval = smsc911x_enable_resources(pdev);
2405 if (retval)
2e1d4a06 2406 goto out_enable_resources_fail;
c7e963f6 2407
fd9abb3d 2408 if (pdata->ioaddr == NULL) {
dffc6b24 2409 SMSC_WARN(pdata, probe, "Error smsc911x base address invalid");
fd9abb3d 2410 retval = -ENOMEM;
c7e963f6 2411 goto out_disable_resources;
fd9abb3d
SG		 2412 }
2413
79f88ee9
SG		 2414 retval = smsc911x_probe_config_dt(&pdata->config, np);
2415 if (retval && config) {
2416 /* copy config parameters across to pdata */
2417 memcpy(&pdata->config, config, sizeof(pdata->config));
2418 retval = 0;
2419 }
2420
2421 if (retval) {
2422 SMSC_WARN(pdata, probe, "Error smsc911x config not found");
c7e963f6 2423 goto out_disable_resources;
79f88ee9
SG		 2424 }
2425
c326de88
MP		 2426 /* assume standard, non-shifted, access to HW registers */
2427 pdata->ops = &standard_smsc911x_ops;
2428 /* apply the right access if shifting is needed */
79f88ee9 2429 if (pdata->config.shift)
c326de88
MP		 2430 pdata->ops = &shifted_smsc911x_ops;
2431
fd9abb3d
SG		 2432 retval = smsc911x_init(dev);
2433 if (retval < 0)
c7e963f6 2434 goto out_disable_resources;
fd9abb3d
SG		 2435
2436 /* configure irq polarity and type before connecting isr */
2107fb8b 2437 if (pdata->config.irq_polarity == SMSC911X_IRQ_POLARITY_ACTIVE_HIGH)
fd9abb3d
SG		 2438 intcfg |= INT_CFG_IRQ_POL_;
2439
2107fb8b 2440 if (pdata->config.irq_type == SMSC911X_IRQ_TYPE_PUSH_PULL)
fd9abb3d
SG		 2441 intcfg |= INT_CFG_IRQ_TYPE_;
2442
2443 smsc911x_reg_write(pdata, INT_CFG, intcfg);
2444
2445 /* Ensure interrupts are globally disabled before connecting ISR */
8e27628e 2446 smsc911x_disable_irq_chip(dev);
fd9abb3d 2447
61307ed8 2448 retval = request_irq(dev->irq, smsc911x_irqhandler,
e81259b4 2449 irq_flags | IRQF_SHARED, dev->name, dev);
fd9abb3d 2450 if (retval) {
dffc6b24
JP		 2451 SMSC_WARN(pdata, probe,
2452 "Unable to claim requested irq: %d", dev->irq);
163faf31 2453 goto out_disable_resources;
fd9abb3d
SG		 2454 }
2455
fd9abb3d
SG		 2456 retval = register_netdev(dev);
2457 if (retval) {
dffc6b24 2458 SMSC_WARN(pdata, probe, "Error %i registering device", retval);
c7e963f6 2459 goto out_free_irq;
fd9abb3d 2460 } else {
dffc6b24
JP		 2461 SMSC_TRACE(pdata, probe,
2462 "Network interface: \"%s\"", dev->name);
fd9abb3d
SG		 2463 }
2464
fd9abb3d
SG		 2465 retval = smsc911x_mii_init(pdev, dev);
2466 if (retval) {
dffc6b24 2467 SMSC_WARN(pdata, probe, "Error %i initialising mii", retval);
fd9abb3d
SG		 2468 goto out_unregister_netdev_5;
2469 }
2470
2471 spin_lock_irq(&pdata->mac_lock);
2472
2473 /* Check if mac address has been specified when bringing interface up */
2474 if (is_valid_ether_addr(dev->dev_addr)) {
225ddf49 2475 smsc911x_set_hw_mac_address(pdata, dev->dev_addr);
dffc6b24
JP		 2476 SMSC_TRACE(pdata, probe,
2477 "MAC Address is specified by configuration");
aace4959
ML		 2478 } else if (is_valid_ether_addr(pdata->config.mac)) {
2479 memcpy(dev->dev_addr, pdata->config.mac, 6);
dffc6b24
JP		 2480 SMSC_TRACE(pdata, probe,
2481 "MAC Address specified by platform data");
fd9abb3d
SG		 2482 } else {
2483 /* Try reading mac address from device. if EEPROM is present
2484 * it will already have been set */
62747cd2 2485 smsc_get_mac(dev);
fd9abb3d
SG		 2486
2487 if (is_valid_ether_addr(dev->dev_addr)) {
2488 /* eeprom values are valid so use them */
dffc6b24
JP		 2489 SMSC_TRACE(pdata, probe,
2490 "Mac Address is read from LAN911x EEPROM");
fd9abb3d
SG		 2491 } else {
2492 /* eeprom values are invalid, generate random MAC */
7ce5d222 2493 eth_hw_addr_random(dev);
225ddf49 2494 smsc911x_set_hw_mac_address(pdata, dev->dev_addr);
dffc6b24 2495 SMSC_TRACE(pdata, probe,
7efd26d0 2496 "MAC Address is set to eth_random_addr");
fd9abb3d
SG		 2497 }
2498 }
2499
2500 spin_unlock_irq(&pdata->mac_lock);
2501
dffc6b24 2502 netdev_info(dev, "MAC Address: %pM\n", dev->dev_addr);
fd9abb3d
SG		 2503
2504 return 0;
2505
2506out_unregister_netdev_5:
2507 unregister_netdev(dev);
c7e963f6 2508out_free_irq:
fd9abb3d 2509 free_irq(dev->irq, dev);
c7e963f6
RM		 2510out_disable_resources:
2511 (void)smsc911x_disable_resources(pdev);
2e1d4a06 2512out_enable_resources_fail:
c7e963f6 2513 smsc911x_free_resources(pdev);
2e1d4a06 2514out_request_resources_fail:
c7e963f6 2515 platform_set_drvdata(pdev, NULL);
fd9abb3d 2516 iounmap(pdata->ioaddr);
fd9abb3d
SG		 2517 free_netdev(dev);
2518out_release_io_1:
39424539 2519 release_mem_region(res->start, resource_size(res));
fd9abb3d
SG		 2520out_0:
2521 return retval;
2522}
2523
b6907b0c
DM		 2524#ifdef CONFIG_PM
2525/* This implementation assumes the devices remains powered on its VDDVARIO
2526 * pins during suspend. */
2527
6cb87823
DM		 2528/* TODO: implement freeze/thaw callbacks for hibernation.*/
2529
2530static int smsc911x_suspend(struct device *dev)
b6907b0c 2531{
6cb87823
DM		 2532 struct net_device *ndev = dev_get_drvdata(dev);
2533 struct smsc911x_data *pdata = netdev_priv(ndev);
b6907b0c
DM		 2534
2535 /* enable wake on LAN, energy detection and the external PME
2536 * signal. */
2537 smsc911x_reg_write(pdata, PMT_CTRL,
2538 PMT_CTRL_PM_MODE_D1_ | PMT_CTRL_WOL_EN_ |
2539 PMT_CTRL_ED_EN_ | PMT_CTRL_PME_EN_);
2540
2541 return 0;
2542}
2543
6cb87823 2544static int smsc911x_resume(struct device *dev)
b6907b0c 2545{
6cb87823
DM		 2546 struct net_device *ndev = dev_get_drvdata(dev);
2547 struct smsc911x_data *pdata = netdev_priv(ndev);
b6907b0c
DM		 2548 unsigned int to = 100;
2549
2550 /* Note 3.11 from the datasheet:
2551 * "When the LAN9220 is in a power saving state, a write of any
2552 * data to the BYTE_TEST register will wake-up the device."
2553 */
2554 smsc911x_reg_write(pdata, BYTE_TEST, 0);
2555
2556 /* poll the READY bit in PMT_CTRL. Any other access to the device is
2557 * forbidden while this bit isn't set. Try for 100ms and return -EIO
2558 * if it failed. */
2559 while (!(smsc911x_reg_read(pdata, PMT_CTRL) & PMT_CTRL_READY_) && --to)
2560 udelay(1000);
2561
2562 return (to == 0) ? -EIO : 0;
2563}
2564
47145210 2565static const struct dev_pm_ops smsc911x_pm_ops = {
6cb87823
DM		 2566 .suspend = smsc911x_suspend,
2567 .resume = smsc911x_resume,
2568};
2569
2570#define SMSC911X_PM_OPS (&smsc911x_pm_ops)
2571
b6907b0c 2572#else
6cb87823 2573#define SMSC911X_PM_OPS NULL
b6907b0c
DM		 2574#endif
2575
d62fdf8b 2576#ifdef CONFIG_OF
79f88ee9
SG		 2577static const struct of_device_id smsc911x_dt_ids[] = {
2578 { .compatible = "smsc,lan9115", },
2579 { /* sentinel */ }
2580};
2581MODULE_DEVICE_TABLE(of, smsc911x_dt_ids);
d62fdf8b 2582#endif
79f88ee9 2583
fd9abb3d
SG		 2584static struct platform_driver smsc911x_driver = {
2585 .probe = smsc911x_drv_probe,
8489ec1f 2586 .remove = smsc911x_drv_remove,
fd9abb3d 2587 .driver = {
6cb87823
DM		 2588 .name = SMSC_CHIPNAME,
2589 .owner = THIS_MODULE,
2590 .pm = SMSC911X_PM_OPS,
d62fdf8b 2591 .of_match_table = of_match_ptr(smsc911x_dt_ids),
fd9abb3d
SG		 2592 },
2593};
2594
2595/* Entry point for loading the module */
2596static int __init smsc911x_init_module(void)
2597{
62747cd2 2598 SMSC_INITIALIZE();
fd9abb3d
SG		 2599 return platform_driver_register(&smsc911x_driver);
2600}
2601
2602/* entry point for unloading the module */
2603static void __exit smsc911x_cleanup_module(void)
2604{
2605 platform_driver_unregister(&smsc911x_driver);
2606}
2607
2608module_init(smsc911x_init_module);
2609module_exit(smsc911x_cleanup_module);
Linux 6.x block layer and io_uring tree(s)