Commit | Line | Data |
---|---|---|
8ceee660 BH |
1 | /**************************************************************************** |
2 | * Driver for Solarflare Solarstorm network controllers and boards | |
3 | * Copyright 2005-2006 Fen Systems Ltd. | |
0a6f40c6 | 4 | * Copyright 2005-2011 Solarflare Communications Inc. |
8ceee660 BH |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License version 2 as published | |
8 | * by the Free Software Foundation, incorporated herein by reference. | |
9 | */ | |
10 | ||
11 | /* Common definitions for all Efx net driver code */ | |
12 | ||
13 | #ifndef EFX_NET_DRIVER_H | |
14 | #define EFX_NET_DRIVER_H | |
15 | ||
8ceee660 BH |
16 | #include <linux/netdevice.h> |
17 | #include <linux/etherdevice.h> | |
18 | #include <linux/ethtool.h> | |
19 | #include <linux/if_vlan.h> | |
90d683af | 20 | #include <linux/timer.h> |
68e7f45e | 21 | #include <linux/mdio.h> |
8ceee660 BH |
22 | #include <linux/list.h> |
23 | #include <linux/pci.h> | |
24 | #include <linux/device.h> | |
25 | #include <linux/highmem.h> | |
26 | #include <linux/workqueue.h> | |
cd2d5b52 | 27 | #include <linux/mutex.h> |
10ed61c4 | 28 | #include <linux/vmalloc.h> |
37b5a603 | 29 | #include <linux/i2c.h> |
45a3fd55 | 30 | #include <linux/mtd/mtd.h> |
8ceee660 BH |
31 | |
32 | #include "enum.h" | |
33 | #include "bitfield.h" | |
add72477 | 34 | #include "filter.h" |
8ceee660 | 35 | |
8ceee660 BH |
36 | /************************************************************************** |
37 | * | |
38 | * Build definitions | |
39 | * | |
40 | **************************************************************************/ | |
c5d5f5fd | 41 | |
25ce2002 | 42 | #define EFX_DRIVER_VERSION "3.2" |
8ceee660 | 43 | |
5f3f9d6c | 44 | #ifdef DEBUG |
8ceee660 BH |
45 | #define EFX_BUG_ON_PARANOID(x) BUG_ON(x) |
46 | #define EFX_WARN_ON_PARANOID(x) WARN_ON(x) | |
47 | #else | |
48 | #define EFX_BUG_ON_PARANOID(x) do {} while (0) | |
49 | #define EFX_WARN_ON_PARANOID(x) do {} while (0) | |
50 | #endif | |
51 | ||
8ceee660 BH |
52 | /************************************************************************** |
53 | * | |
54 | * Efx data structures | |
55 | * | |
56 | **************************************************************************/ | |
57 | ||
a16e5b24 | 58 | #define EFX_MAX_CHANNELS 32U |
8ceee660 | 59 | #define EFX_MAX_RX_QUEUES EFX_MAX_CHANNELS |
cd2d5b52 | 60 | #define EFX_EXTRA_CHANNEL_IOV 0 |
7c236c43 SH |
61 | #define EFX_EXTRA_CHANNEL_PTP 1 |
62 | #define EFX_MAX_EXTRA_CHANNELS 2U | |
8ceee660 | 63 | |
a4900ac9 BH |
64 | /* Checksum generation is a per-queue option in hardware, so each |
65 | * queue visible to the networking core is backed by two hardware TX | |
66 | * queues. */ | |
94b274bf BH |
67 | #define EFX_MAX_TX_TC 2 |
68 | #define EFX_MAX_CORE_TX_QUEUES (EFX_MAX_TX_TC * EFX_MAX_CHANNELS) | |
69 | #define EFX_TXQ_TYPE_OFFLOAD 1 /* flag */ | |
70 | #define EFX_TXQ_TYPE_HIGHPRI 2 /* flag */ | |
71 | #define EFX_TXQ_TYPES 4 | |
72 | #define EFX_MAX_TX_QUEUES (EFX_TXQ_TYPES * EFX_MAX_CHANNELS) | |
60ac1065 | 73 | |
85740cdf BH |
74 | /* Maximum possible MTU the driver supports */ |
75 | #define EFX_MAX_MTU (9 * 1024) | |
76 | ||
950c54df BH |
77 | /* Size of an RX scatter buffer. Small enough to pack 2 into a 4K page, |
78 | * and should be a multiple of the cache line size. | |
79 | */ | |
80 | #define EFX_RX_USR_BUF_SIZE (2048 - 256) | |
81 | ||
82 | /* If possible, we should ensure cache line alignment at start and end | |
83 | * of every buffer. Otherwise, we just need to ensure 4-byte | |
84 | * alignment of the network header. | |
85 | */ | |
86 | #if NET_IP_ALIGN == 0 | |
87 | #define EFX_RX_BUF_ALIGNMENT L1_CACHE_BYTES | |
88 | #else | |
89 | #define EFX_RX_BUF_ALIGNMENT 4 | |
90 | #endif | |
85740cdf | 91 | |
7c236c43 SH |
92 | /* Forward declare Precision Time Protocol (PTP) support structure. */ |
93 | struct efx_ptp_data; | |
94 | ||
d4f2cecc BH |
95 | struct efx_self_tests; |
96 | ||
8ceee660 | 97 | /** |
caa75586 BH |
98 | * struct efx_buffer - A general-purpose DMA buffer |
99 | * @addr: host base address of the buffer | |
8ceee660 BH |
100 | * @dma_addr: DMA base address of the buffer |
101 | * @len: Buffer length, in bytes | |
8ceee660 | 102 | * |
caa75586 BH |
103 | * The NIC uses these buffers for its interrupt status registers and |
104 | * MAC stats dumps. | |
8ceee660 | 105 | */ |
caa75586 | 106 | struct efx_buffer { |
8ceee660 BH |
107 | void *addr; |
108 | dma_addr_t dma_addr; | |
109 | unsigned int len; | |
caa75586 BH |
110 | }; |
111 | ||
112 | /** | |
113 | * struct efx_special_buffer - DMA buffer entered into buffer table | |
114 | * @buf: Standard &struct efx_buffer | |
115 | * @index: Buffer index within controller;s buffer table | |
116 | * @entries: Number of buffer table entries | |
117 | * | |
118 | * The NIC has a buffer table that maps buffers of size %EFX_BUF_SIZE. | |
119 | * Event and descriptor rings are addressed via one or more buffer | |
120 | * table entries (and so can be physically non-contiguous, although we | |
121 | * currently do not take advantage of that). On Falcon and Siena we | |
122 | * have to take care of allocating and initialising the entries | |
123 | * ourselves. On later hardware this is managed by the firmware and | |
124 | * @index and @entries are left as 0. | |
125 | */ | |
126 | struct efx_special_buffer { | |
127 | struct efx_buffer buf; | |
5bbe2f4f BH |
128 | unsigned int index; |
129 | unsigned int entries; | |
8ceee660 BH |
130 | }; |
131 | ||
132 | /** | |
7668ff9c BH |
133 | * struct efx_tx_buffer - buffer state for a TX descriptor |
134 | * @skb: When @flags & %EFX_TX_BUF_SKB, the associated socket buffer to be | |
135 | * freed when descriptor completes | |
f7251a9c BH |
136 | * @heap_buf: When @flags & %EFX_TX_BUF_HEAP, the associated heap buffer to be |
137 | * freed when descriptor completes. | |
8ceee660 | 138 | * @dma_addr: DMA address of the fragment. |
7668ff9c | 139 | * @flags: Flags for allocation and DMA mapping type |
8ceee660 BH |
140 | * @len: Length of this fragment. |
141 | * This field is zero when the queue slot is empty. | |
8ceee660 BH |
142 | * @unmap_len: Length of this fragment to unmap |
143 | */ | |
144 | struct efx_tx_buffer { | |
7668ff9c BH |
145 | union { |
146 | const struct sk_buff *skb; | |
f7251a9c | 147 | void *heap_buf; |
7668ff9c | 148 | }; |
8ceee660 | 149 | dma_addr_t dma_addr; |
7668ff9c | 150 | unsigned short flags; |
8ceee660 | 151 | unsigned short len; |
8ceee660 BH |
152 | unsigned short unmap_len; |
153 | }; | |
7668ff9c BH |
154 | #define EFX_TX_BUF_CONT 1 /* not last descriptor of packet */ |
155 | #define EFX_TX_BUF_SKB 2 /* buffer is last part of skb */ | |
f7251a9c | 156 | #define EFX_TX_BUF_HEAP 4 /* buffer was allocated with kmalloc() */ |
7668ff9c | 157 | #define EFX_TX_BUF_MAP_SINGLE 8 /* buffer was mapped with dma_map_single() */ |
8ceee660 BH |
158 | |
159 | /** | |
160 | * struct efx_tx_queue - An Efx TX queue | |
161 | * | |
162 | * This is a ring buffer of TX fragments. | |
163 | * Since the TX completion path always executes on the same | |
164 | * CPU and the xmit path can operate on different CPUs, | |
165 | * performance is increased by ensuring that the completion | |
166 | * path and the xmit path operate on different cache lines. | |
167 | * This is particularly important if the xmit path is always | |
168 | * executing on one CPU which is different from the completion | |
169 | * path. There is also a cache line for members which are | |
170 | * read but not written on the fast path. | |
171 | * | |
172 | * @efx: The associated Efx NIC | |
173 | * @queue: DMA queue number | |
8ceee660 | 174 | * @channel: The associated channel |
c04bfc6b | 175 | * @core_txq: The networking core TX queue structure |
8ceee660 | 176 | * @buffer: The software buffer ring |
f7251a9c | 177 | * @tsoh_page: Array of pages of TSO header buffers |
8ceee660 | 178 | * @txd: The hardware descriptor ring |
ecc910f5 | 179 | * @ptr_mask: The size of the ring minus 1. |
94b274bf | 180 | * @initialised: Has hardware queue been initialised? |
8ceee660 BH |
181 | * @read_count: Current read pointer. |
182 | * This is the number of buffers that have been removed from both rings. | |
cd38557d BH |
183 | * @old_write_count: The value of @write_count when last checked. |
184 | * This is here for performance reasons. The xmit path will | |
185 | * only get the up-to-date value of @write_count if this | |
186 | * variable indicates that the queue is empty. This is to | |
187 | * avoid cache-line ping-pong between the xmit path and the | |
188 | * completion path. | |
02e12165 | 189 | * @merge_events: Number of TX merged completion events |
8ceee660 BH |
190 | * @insert_count: Current insert pointer |
191 | * This is the number of buffers that have been added to the | |
192 | * software ring. | |
193 | * @write_count: Current write pointer | |
194 | * This is the number of buffers that have been added to the | |
195 | * hardware ring. | |
196 | * @old_read_count: The value of read_count when last checked. | |
197 | * This is here for performance reasons. The xmit path will | |
198 | * only get the up-to-date value of read_count if this | |
199 | * variable indicates that the queue is full. This is to | |
200 | * avoid cache-line ping-pong between the xmit path and the | |
201 | * completion path. | |
b9b39b62 BH |
202 | * @tso_bursts: Number of times TSO xmit invoked by kernel |
203 | * @tso_long_headers: Number of packets with headers too long for standard | |
204 | * blocks | |
205 | * @tso_packets: Number of packets via the TSO xmit path | |
cd38557d BH |
206 | * @pushes: Number of times the TX push feature has been used |
207 | * @empty_read_count: If the completion path has seen the queue as empty | |
208 | * and the transmission path has not yet checked this, the value of | |
209 | * @read_count bitwise-added to %EFX_EMPTY_COUNT_VALID; otherwise 0. | |
8ceee660 BH |
210 | */ |
211 | struct efx_tx_queue { | |
212 | /* Members which don't change on the fast path */ | |
213 | struct efx_nic *efx ____cacheline_aligned_in_smp; | |
a4900ac9 | 214 | unsigned queue; |
8ceee660 | 215 | struct efx_channel *channel; |
c04bfc6b | 216 | struct netdev_queue *core_txq; |
8ceee660 | 217 | struct efx_tx_buffer *buffer; |
f7251a9c | 218 | struct efx_buffer *tsoh_page; |
8ceee660 | 219 | struct efx_special_buffer txd; |
ecc910f5 | 220 | unsigned int ptr_mask; |
94b274bf | 221 | bool initialised; |
8ceee660 BH |
222 | |
223 | /* Members used mainly on the completion path */ | |
224 | unsigned int read_count ____cacheline_aligned_in_smp; | |
cd38557d | 225 | unsigned int old_write_count; |
02e12165 | 226 | unsigned int merge_events; |
8ceee660 BH |
227 | |
228 | /* Members used only on the xmit path */ | |
229 | unsigned int insert_count ____cacheline_aligned_in_smp; | |
230 | unsigned int write_count; | |
231 | unsigned int old_read_count; | |
b9b39b62 BH |
232 | unsigned int tso_bursts; |
233 | unsigned int tso_long_headers; | |
234 | unsigned int tso_packets; | |
cd38557d BH |
235 | unsigned int pushes; |
236 | ||
237 | /* Members shared between paths and sometimes updated */ | |
238 | unsigned int empty_read_count ____cacheline_aligned_in_smp; | |
239 | #define EFX_EMPTY_COUNT_VALID 0x80000000 | |
525d9e82 | 240 | atomic_t flush_outstanding; |
8ceee660 BH |
241 | }; |
242 | ||
243 | /** | |
244 | * struct efx_rx_buffer - An Efx RX data buffer | |
245 | * @dma_addr: DMA base address of the buffer | |
97d48a10 | 246 | * @page: The associated page buffer. |
db339569 | 247 | * Will be %NULL if the buffer slot is currently free. |
b74e3e8c BH |
248 | * @page_offset: If pending: offset in @page of DMA base address. |
249 | * If completed: offset in @page of Ethernet header. | |
80c2e716 BH |
250 | * @len: If pending: length for DMA descriptor. |
251 | * If completed: received length, excluding hash prefix. | |
85740cdf BH |
252 | * @flags: Flags for buffer and packet state. These are only set on the |
253 | * first buffer of a scattered packet. | |
8ceee660 BH |
254 | */ |
255 | struct efx_rx_buffer { | |
256 | dma_addr_t dma_addr; | |
97d48a10 | 257 | struct page *page; |
b590ace0 BH |
258 | u16 page_offset; |
259 | u16 len; | |
db339569 | 260 | u16 flags; |
8ceee660 | 261 | }; |
179ea7f0 | 262 | #define EFX_RX_BUF_LAST_IN_PAGE 0x0001 |
db339569 BH |
263 | #define EFX_RX_PKT_CSUMMED 0x0002 |
264 | #define EFX_RX_PKT_DISCARD 0x0004 | |
d07df8ec | 265 | #define EFX_RX_PKT_TCP 0x0040 |
3dced740 | 266 | #define EFX_RX_PKT_PREFIX_LEN 0x0080 /* length is in prefix only */ |
8ceee660 | 267 | |
62b330ba SH |
268 | /** |
269 | * struct efx_rx_page_state - Page-based rx buffer state | |
270 | * | |
271 | * Inserted at the start of every page allocated for receive buffers. | |
272 | * Used to facilitate sharing dma mappings between recycled rx buffers | |
273 | * and those passed up to the kernel. | |
274 | * | |
275 | * @refcnt: Number of struct efx_rx_buffer's referencing this page. | |
276 | * When refcnt falls to zero, the page is unmapped for dma | |
277 | * @dma_addr: The dma address of this page. | |
278 | */ | |
279 | struct efx_rx_page_state { | |
280 | unsigned refcnt; | |
281 | dma_addr_t dma_addr; | |
282 | ||
283 | unsigned int __pad[0] ____cacheline_aligned; | |
284 | }; | |
285 | ||
8ceee660 BH |
286 | /** |
287 | * struct efx_rx_queue - An Efx RX queue | |
288 | * @efx: The associated Efx NIC | |
79d68b37 SH |
289 | * @core_index: Index of network core RX queue. Will be >= 0 iff this |
290 | * is associated with a real RX queue. | |
8ceee660 BH |
291 | * @buffer: The software buffer ring |
292 | * @rxd: The hardware descriptor ring | |
ecc910f5 | 293 | * @ptr_mask: The size of the ring minus 1. |
d8aec745 | 294 | * @refill_enabled: Enable refill whenever fill level is low |
9f2cb71c BH |
295 | * @flush_pending: Set when a RX flush is pending. Has the same lifetime as |
296 | * @rxq_flush_pending. | |
8ceee660 BH |
297 | * @added_count: Number of buffers added to the receive queue. |
298 | * @notified_count: Number of buffers given to NIC (<= @added_count). | |
299 | * @removed_count: Number of buffers removed from the receive queue. | |
85740cdf | 300 | * @scatter_n: Number of buffers used by current packet |
2768935a DP |
301 | * @page_ring: The ring to store DMA mapped pages for reuse. |
302 | * @page_add: Counter to calculate the write pointer for the recycle ring. | |
303 | * @page_remove: Counter to calculate the read pointer for the recycle ring. | |
304 | * @page_recycle_count: The number of pages that have been recycled. | |
305 | * @page_recycle_failed: The number of pages that couldn't be recycled because | |
306 | * the kernel still held a reference to them. | |
307 | * @page_recycle_full: The number of pages that were released because the | |
308 | * recycle ring was full. | |
309 | * @page_ptr_mask: The number of pages in the RX recycle ring minus 1. | |
8ceee660 BH |
310 | * @max_fill: RX descriptor maximum fill level (<= ring size) |
311 | * @fast_fill_trigger: RX descriptor fill level that will trigger a fast fill | |
312 | * (<= @max_fill) | |
8ceee660 BH |
313 | * @min_fill: RX descriptor minimum non-zero fill level. |
314 | * This records the minimum fill level observed when a ring | |
315 | * refill was triggered. | |
2768935a | 316 | * @recycle_count: RX buffer recycle counter. |
90d683af | 317 | * @slow_fill: Timer used to defer efx_nic_generate_fill_event(). |
8ceee660 BH |
318 | */ |
319 | struct efx_rx_queue { | |
320 | struct efx_nic *efx; | |
79d68b37 | 321 | int core_index; |
8ceee660 BH |
322 | struct efx_rx_buffer *buffer; |
323 | struct efx_special_buffer rxd; | |
ecc910f5 | 324 | unsigned int ptr_mask; |
d8aec745 | 325 | bool refill_enabled; |
9f2cb71c | 326 | bool flush_pending; |
8ceee660 | 327 | |
9bc2fc9b BH |
328 | unsigned int added_count; |
329 | unsigned int notified_count; | |
330 | unsigned int removed_count; | |
85740cdf | 331 | unsigned int scatter_n; |
2768935a DP |
332 | struct page **page_ring; |
333 | unsigned int page_add; | |
334 | unsigned int page_remove; | |
335 | unsigned int page_recycle_count; | |
336 | unsigned int page_recycle_failed; | |
337 | unsigned int page_recycle_full; | |
338 | unsigned int page_ptr_mask; | |
8ceee660 BH |
339 | unsigned int max_fill; |
340 | unsigned int fast_fill_trigger; | |
8ceee660 BH |
341 | unsigned int min_fill; |
342 | unsigned int min_overfill; | |
2768935a | 343 | unsigned int recycle_count; |
90d683af | 344 | struct timer_list slow_fill; |
8ceee660 | 345 | unsigned int slow_fill_count; |
8ceee660 BH |
346 | }; |
347 | ||
8ceee660 BH |
348 | enum efx_rx_alloc_method { |
349 | RX_ALLOC_METHOD_AUTO = 0, | |
350 | RX_ALLOC_METHOD_SKB = 1, | |
351 | RX_ALLOC_METHOD_PAGE = 2, | |
352 | }; | |
353 | ||
354 | /** | |
355 | * struct efx_channel - An Efx channel | |
356 | * | |
357 | * A channel comprises an event queue, at least one TX queue, at least | |
358 | * one RX queue, and an associated tasklet for processing the event | |
359 | * queue. | |
360 | * | |
361 | * @efx: Associated Efx NIC | |
8ceee660 | 362 | * @channel: Channel instance number |
7f967c01 | 363 | * @type: Channel type definition |
be3fc09c | 364 | * @eventq_init: Event queue initialised flag |
8ceee660 BH |
365 | * @enabled: Channel enabled indicator |
366 | * @irq: IRQ number (MSI and MSI-X only) | |
0d86ebd8 | 367 | * @irq_moderation: IRQ moderation value (in hardware ticks) |
8ceee660 BH |
368 | * @napi_dev: Net device used with NAPI |
369 | * @napi_str: NAPI control structure | |
8ceee660 | 370 | * @eventq: Event queue buffer |
ecc910f5 | 371 | * @eventq_mask: Event queue pointer mask |
8ceee660 | 372 | * @eventq_read_ptr: Event queue read pointer |
dd40781e | 373 | * @event_test_cpu: Last CPU to handle interrupt or test event for this channel |
6fb70fd1 BH |
374 | * @irq_count: Number of IRQs since last adaptive moderation decision |
375 | * @irq_mod_score: IRQ moderation score | |
8ceee660 | 376 | * @n_rx_tobe_disc: Count of RX_TOBE_DISC errors |
8ceee660 BH |
377 | * @n_rx_ip_hdr_chksum_err: Count of RX IP header checksum errors |
378 | * @n_rx_tcp_udp_chksum_err: Count of RX TCP and UDP checksum errors | |
c1ac403b | 379 | * @n_rx_mcast_mismatch: Count of unmatched multicast frames |
8ceee660 BH |
380 | * @n_rx_frm_trunc: Count of RX_FRM_TRUNC errors |
381 | * @n_rx_overlength: Count of RX_OVERLENGTH errors | |
382 | * @n_skbuff_leaks: Count of skbuffs leaked due to RX overrun | |
85740cdf BH |
383 | * @n_rx_nodesc_trunc: Number of RX packets truncated and then dropped due to |
384 | * lack of descriptors | |
385 | * @rx_pkt_n_frags: Number of fragments in next packet to be delivered by | |
386 | * __efx_rx_packet(), or zero if there is none | |
387 | * @rx_pkt_index: Ring index of first buffer for next packet to be delivered | |
388 | * by __efx_rx_packet(), if @rx_pkt_n_frags != 0 | |
8313aca3 | 389 | * @rx_queue: RX queue for this channel |
8313aca3 | 390 | * @tx_queue: TX queues for this channel |
8ceee660 BH |
391 | */ |
392 | struct efx_channel { | |
393 | struct efx_nic *efx; | |
8ceee660 | 394 | int channel; |
7f967c01 | 395 | const struct efx_channel_type *type; |
be3fc09c | 396 | bool eventq_init; |
dc8cfa55 | 397 | bool enabled; |
8ceee660 | 398 | int irq; |
8ceee660 BH |
399 | unsigned int irq_moderation; |
400 | struct net_device *napi_dev; | |
401 | struct napi_struct napi_str; | |
8ceee660 | 402 | struct efx_special_buffer eventq; |
ecc910f5 | 403 | unsigned int eventq_mask; |
8ceee660 | 404 | unsigned int eventq_read_ptr; |
dd40781e | 405 | int event_test_cpu; |
8ceee660 | 406 | |
6fb70fd1 BH |
407 | unsigned int irq_count; |
408 | unsigned int irq_mod_score; | |
64d8ad6d BH |
409 | #ifdef CONFIG_RFS_ACCEL |
410 | unsigned int rfs_filters_added; | |
411 | #endif | |
6fb70fd1 | 412 | |
8ceee660 | 413 | unsigned n_rx_tobe_disc; |
8ceee660 BH |
414 | unsigned n_rx_ip_hdr_chksum_err; |
415 | unsigned n_rx_tcp_udp_chksum_err; | |
c1ac403b | 416 | unsigned n_rx_mcast_mismatch; |
8ceee660 BH |
417 | unsigned n_rx_frm_trunc; |
418 | unsigned n_rx_overlength; | |
419 | unsigned n_skbuff_leaks; | |
85740cdf | 420 | unsigned int n_rx_nodesc_trunc; |
8ceee660 | 421 | |
85740cdf BH |
422 | unsigned int rx_pkt_n_frags; |
423 | unsigned int rx_pkt_index; | |
8ceee660 | 424 | |
8313aca3 | 425 | struct efx_rx_queue rx_queue; |
94b274bf | 426 | struct efx_tx_queue tx_queue[EFX_TXQ_TYPES]; |
8ceee660 BH |
427 | }; |
428 | ||
d8291187 BH |
429 | /** |
430 | * struct efx_msi_context - Context for each MSI | |
431 | * @efx: The associated NIC | |
432 | * @index: Index of the channel/IRQ | |
433 | * @name: Name of the channel/IRQ | |
434 | * | |
435 | * Unlike &struct efx_channel, this is never reallocated and is always | |
436 | * safe for the IRQ handler to access. | |
437 | */ | |
438 | struct efx_msi_context { | |
439 | struct efx_nic *efx; | |
440 | unsigned int index; | |
441 | char name[IFNAMSIZ + 6]; | |
442 | }; | |
443 | ||
7f967c01 BH |
444 | /** |
445 | * struct efx_channel_type - distinguishes traffic and extra channels | |
446 | * @handle_no_channel: Handle failure to allocate an extra channel | |
447 | * @pre_probe: Set up extra state prior to initialisation | |
448 | * @post_remove: Tear down extra state after finalisation, if allocated. | |
449 | * May be called on channels that have not been probed. | |
450 | * @get_name: Generate the channel's name (used for its IRQ handler) | |
451 | * @copy: Copy the channel state prior to reallocation. May be %NULL if | |
452 | * reallocation is not supported. | |
c31e5f9f | 453 | * @receive_skb: Handle an skb ready to be passed to netif_receive_skb() |
7f967c01 BH |
454 | * @keep_eventq: Flag for whether event queue should be kept initialised |
455 | * while the device is stopped | |
456 | */ | |
457 | struct efx_channel_type { | |
458 | void (*handle_no_channel)(struct efx_nic *); | |
459 | int (*pre_probe)(struct efx_channel *); | |
c31e5f9f | 460 | void (*post_remove)(struct efx_channel *); |
7f967c01 BH |
461 | void (*get_name)(struct efx_channel *, char *buf, size_t len); |
462 | struct efx_channel *(*copy)(const struct efx_channel *); | |
4a74dc65 | 463 | bool (*receive_skb)(struct efx_channel *, struct sk_buff *); |
7f967c01 BH |
464 | bool keep_eventq; |
465 | }; | |
466 | ||
398468ed BH |
467 | enum efx_led_mode { |
468 | EFX_LED_OFF = 0, | |
469 | EFX_LED_ON = 1, | |
470 | EFX_LED_DEFAULT = 2 | |
471 | }; | |
472 | ||
c459302d BH |
473 | #define STRING_TABLE_LOOKUP(val, member) \ |
474 | ((val) < member ## _max) ? member ## _names[val] : "(invalid)" | |
475 | ||
18e83e4c | 476 | extern const char *const efx_loopback_mode_names[]; |
c459302d BH |
477 | extern const unsigned int efx_loopback_mode_max; |
478 | #define LOOPBACK_MODE(efx) \ | |
479 | STRING_TABLE_LOOKUP((efx)->loopback_mode, efx_loopback_mode) | |
480 | ||
18e83e4c | 481 | extern const char *const efx_reset_type_names[]; |
c459302d BH |
482 | extern const unsigned int efx_reset_type_max; |
483 | #define RESET_TYPE(type) \ | |
484 | STRING_TABLE_LOOKUP(type, efx_reset_type) | |
3273c2e8 | 485 | |
8ceee660 BH |
486 | enum efx_int_mode { |
487 | /* Be careful if altering to correct macro below */ | |
488 | EFX_INT_MODE_MSIX = 0, | |
489 | EFX_INT_MODE_MSI = 1, | |
490 | EFX_INT_MODE_LEGACY = 2, | |
491 | EFX_INT_MODE_MAX /* Insert any new items before this */ | |
492 | }; | |
493 | #define EFX_INT_MODE_USE_MSI(x) (((x)->interrupt_mode) <= EFX_INT_MODE_MSI) | |
494 | ||
8ceee660 | 495 | enum nic_state { |
f16aeea0 BH |
496 | STATE_UNINIT = 0, /* device being probed/removed or is frozen */ |
497 | STATE_READY = 1, /* hardware ready and netdev registered */ | |
498 | STATE_DISABLED = 2, /* device disabled due to hardware errors */ | |
626950db | 499 | STATE_RECOVERY = 3, /* device recovering from PCI error */ |
8ceee660 BH |
500 | }; |
501 | ||
8ceee660 BH |
502 | /* |
503 | * Alignment of the skb->head which wraps a page-allocated RX buffer | |
504 | * | |
505 | * The skb allocated to wrap an rx_buffer can have this alignment. Since | |
506 | * the data is memcpy'd from the rx_buf, it does not need to be equal to | |
c14ff2ea | 507 | * NET_IP_ALIGN. |
8ceee660 BH |
508 | */ |
509 | #define EFX_PAGE_SKB_ALIGN 2 | |
510 | ||
511 | /* Forward declaration */ | |
512 | struct efx_nic; | |
513 | ||
514 | /* Pseudo bit-mask flow control field */ | |
b5626946 DM |
515 | #define EFX_FC_RX FLOW_CTRL_RX |
516 | #define EFX_FC_TX FLOW_CTRL_TX | |
517 | #define EFX_FC_AUTO 4 | |
8ceee660 | 518 | |
eb50c0d6 BH |
519 | /** |
520 | * struct efx_link_state - Current state of the link | |
521 | * @up: Link is up | |
522 | * @fd: Link is full-duplex | |
523 | * @fc: Actual flow control flags | |
524 | * @speed: Link speed (Mbps) | |
525 | */ | |
526 | struct efx_link_state { | |
527 | bool up; | |
528 | bool fd; | |
b5626946 | 529 | u8 fc; |
eb50c0d6 BH |
530 | unsigned int speed; |
531 | }; | |
532 | ||
fdaa9aed SH |
533 | static inline bool efx_link_state_equal(const struct efx_link_state *left, |
534 | const struct efx_link_state *right) | |
535 | { | |
536 | return left->up == right->up && left->fd == right->fd && | |
537 | left->fc == right->fc && left->speed == right->speed; | |
538 | } | |
539 | ||
8ceee660 BH |
540 | /** |
541 | * struct efx_phy_operations - Efx PHY operations table | |
c1c4f453 BH |
542 | * @probe: Probe PHY and initialise efx->mdio.mode_support, efx->mdio.mmds, |
543 | * efx->loopback_modes. | |
8ceee660 BH |
544 | * @init: Initialise PHY |
545 | * @fini: Shut down PHY | |
546 | * @reconfigure: Reconfigure PHY (e.g. for new link parameters) | |
fdaa9aed SH |
547 | * @poll: Update @link_state and report whether it changed. |
548 | * Serialised by the mac_lock. | |
177dfcd8 BH |
549 | * @get_settings: Get ethtool settings. Serialised by the mac_lock. |
550 | * @set_settings: Set ethtool settings. Serialised by the mac_lock. | |
af4ad9bc | 551 | * @set_npage_adv: Set abilities advertised in (Extended) Next Page |
04cc8cac | 552 | * (only needed where AN bit is set in mmds) |
4f16c073 | 553 | * @test_alive: Test that PHY is 'alive' (online) |
c1c4f453 | 554 | * @test_name: Get the name of a PHY-specific test/result |
4f16c073 | 555 | * @run_tests: Run tests and record results as appropriate (offline). |
1796721a | 556 | * Flags are the ethtool tests flags. |
8ceee660 BH |
557 | */ |
558 | struct efx_phy_operations { | |
c1c4f453 | 559 | int (*probe) (struct efx_nic *efx); |
8ceee660 BH |
560 | int (*init) (struct efx_nic *efx); |
561 | void (*fini) (struct efx_nic *efx); | |
ff3b00a0 | 562 | void (*remove) (struct efx_nic *efx); |
d3245b28 | 563 | int (*reconfigure) (struct efx_nic *efx); |
fdaa9aed | 564 | bool (*poll) (struct efx_nic *efx); |
177dfcd8 BH |
565 | void (*get_settings) (struct efx_nic *efx, |
566 | struct ethtool_cmd *ecmd); | |
567 | int (*set_settings) (struct efx_nic *efx, | |
568 | struct ethtool_cmd *ecmd); | |
af4ad9bc | 569 | void (*set_npage_adv) (struct efx_nic *efx, u32); |
4f16c073 | 570 | int (*test_alive) (struct efx_nic *efx); |
c1c4f453 | 571 | const char *(*test_name) (struct efx_nic *efx, unsigned int index); |
1796721a | 572 | int (*run_tests) (struct efx_nic *efx, int *results, unsigned flags); |
c087bd2c SH |
573 | int (*get_module_eeprom) (struct efx_nic *efx, |
574 | struct ethtool_eeprom *ee, | |
575 | u8 *data); | |
576 | int (*get_module_info) (struct efx_nic *efx, | |
577 | struct ethtool_modinfo *modinfo); | |
8ceee660 BH |
578 | }; |
579 | ||
f8b87c17 | 580 | /** |
49ce9c2c | 581 | * enum efx_phy_mode - PHY operating mode flags |
f8b87c17 BH |
582 | * @PHY_MODE_NORMAL: on and should pass traffic |
583 | * @PHY_MODE_TX_DISABLED: on with TX disabled | |
3e133c44 BH |
584 | * @PHY_MODE_LOW_POWER: set to low power through MDIO |
585 | * @PHY_MODE_OFF: switched off through external control | |
f8b87c17 BH |
586 | * @PHY_MODE_SPECIAL: on but will not pass traffic |
587 | */ | |
588 | enum efx_phy_mode { | |
589 | PHY_MODE_NORMAL = 0, | |
590 | PHY_MODE_TX_DISABLED = 1, | |
3e133c44 BH |
591 | PHY_MODE_LOW_POWER = 2, |
592 | PHY_MODE_OFF = 4, | |
f8b87c17 BH |
593 | PHY_MODE_SPECIAL = 8, |
594 | }; | |
595 | ||
596 | static inline bool efx_phy_mode_disabled(enum efx_phy_mode mode) | |
597 | { | |
8c8661e4 | 598 | return !!(mode & ~PHY_MODE_TX_DISABLED); |
f8b87c17 BH |
599 | } |
600 | ||
cd0ecc9a BH |
601 | /** |
602 | * struct efx_hw_stat_desc - Description of a hardware statistic | |
603 | * @name: Name of the statistic as visible through ethtool, or %NULL if | |
604 | * it should not be exposed | |
605 | * @dma_width: Width in bits (0 for non-DMA statistics) | |
606 | * @offset: Offset within stats (ignored for non-DMA statistics) | |
8ceee660 | 607 | */ |
cd0ecc9a BH |
608 | struct efx_hw_stat_desc { |
609 | const char *name; | |
610 | u16 dma_width; | |
611 | u16 offset; | |
8ceee660 BH |
612 | }; |
613 | ||
614 | /* Number of bits used in a multicast filter hash address */ | |
615 | #define EFX_MCAST_HASH_BITS 8 | |
616 | ||
617 | /* Number of (single-bit) entries in a multicast filter hash */ | |
618 | #define EFX_MCAST_HASH_ENTRIES (1 << EFX_MCAST_HASH_BITS) | |
619 | ||
620 | /* An Efx multicast filter hash */ | |
621 | union efx_multicast_hash { | |
622 | u8 byte[EFX_MCAST_HASH_ENTRIES / 8]; | |
623 | efx_oword_t oword[EFX_MCAST_HASH_ENTRIES / sizeof(efx_oword_t) / 8]; | |
624 | }; | |
625 | ||
cd2d5b52 BH |
626 | struct efx_vf; |
627 | struct vfdi_status; | |
64eebcfd | 628 | |
8ceee660 BH |
629 | /** |
630 | * struct efx_nic - an Efx NIC | |
631 | * @name: Device name (net device name or bus id before net device registered) | |
632 | * @pci_dev: The PCI device | |
633 | * @type: Controller type attributes | |
634 | * @legacy_irq: IRQ number | |
8d9853d9 BH |
635 | * @workqueue: Workqueue for port reconfigures and the HW monitor. |
636 | * Work items do not hold and must not acquire RTNL. | |
6977dc63 | 637 | * @workqueue_name: Name of workqueue |
8ceee660 | 638 | * @reset_work: Scheduled reset workitem |
8ceee660 BH |
639 | * @membase_phys: Memory BAR value as physical address |
640 | * @membase: Memory BAR value | |
8ceee660 | 641 | * @interrupt_mode: Interrupt mode |
cc180b69 | 642 | * @timer_quantum_ns: Interrupt timer quantum, in nanoseconds |
6fb70fd1 BH |
643 | * @irq_rx_adaptive: Adaptive IRQ moderation enabled for RX event queues |
644 | * @irq_rx_moderation: IRQ moderation time for RX event queues | |
62776d03 | 645 | * @msg_enable: Log message enable flags |
f16aeea0 | 646 | * @state: Device state number (%STATE_*). Serialised by the rtnl_lock. |
a7d529ae | 647 | * @reset_pending: Bitmask for pending resets |
8ceee660 BH |
648 | * @tx_queue: TX DMA queues |
649 | * @rx_queue: RX DMA queues | |
650 | * @channel: Channels | |
d8291187 | 651 | * @msi_context: Context for each MSI |
7f967c01 BH |
652 | * @extra_channel_types: Types of extra (non-traffic) channels that |
653 | * should be allocated for this NIC | |
ecc910f5 SH |
654 | * @rxq_entries: Size of receive queues requested by user. |
655 | * @txq_entries: Size of transmit queues requested by user. | |
14bf718f BH |
656 | * @txq_stop_thresh: TX queue fill level at or above which we stop it. |
657 | * @txq_wake_thresh: TX queue fill level at or below which we wake it. | |
28e47c49 BH |
658 | * @tx_dc_base: Base qword address in SRAM of TX queue descriptor caches |
659 | * @rx_dc_base: Base qword address in SRAM of RX queue descriptor caches | |
660 | * @sram_lim_qw: Qword address limit of SRAM | |
0484e0db | 661 | * @next_buffer_table: First available buffer table id |
28b581ab | 662 | * @n_channels: Number of channels in use |
a4900ac9 BH |
663 | * @n_rx_channels: Number of channels used for RX (= number of RX queues) |
664 | * @n_tx_channels: Number of channels used for TX | |
272baeeb | 665 | * @rx_dma_len: Current maximum RX DMA length |
8ceee660 | 666 | * @rx_buffer_order: Order (log2) of number of pages for each RX buffer |
85740cdf BH |
667 | * @rx_buffer_truesize: Amortised allocation size of an RX buffer, |
668 | * for use in sk_buff::truesize | |
43a3739d JC |
669 | * @rx_prefix_size: Size of RX prefix before packet data |
670 | * @rx_packet_hash_offset: Offset of RX flow hash from start of packet data | |
671 | * (valid only if @rx_prefix_size != 0; always negative) | |
3dced740 BH |
672 | * @rx_packet_len_offset: Offset of RX packet length from start of packet data |
673 | * (valid only for NICs that set %EFX_RX_PKT_PREFIX_LEN; always negative) | |
78d4189d | 674 | * @rx_hash_key: Toeplitz hash key for RSS |
765c9f46 | 675 | * @rx_indir_table: Indirection table for RSS |
85740cdf | 676 | * @rx_scatter: Scatter mode enabled for receives |
0484e0db BH |
677 | * @int_error_count: Number of internal errors seen recently |
678 | * @int_error_expire: Time at which error count will be expired | |
d8291187 BH |
679 | * @irq_soft_enabled: Are IRQs soft-enabled? If not, IRQ handler will |
680 | * acknowledge but do nothing else. | |
8ceee660 | 681 | * @irq_status: Interrupt status buffer |
c28884c5 | 682 | * @irq_zero_count: Number of legacy IRQs seen with queue flags == 0 |
1646a6f3 | 683 | * @irq_level: IRQ level/index for IRQs not triggered by an event queue |
dd40781e | 684 | * @selftest_work: Work item for asynchronous self-test |
76884835 | 685 | * @mtd_list: List of MTDs attached to the NIC |
25985edc | 686 | * @nic_data: Hardware dependent state |
f3ad5003 | 687 | * @mcdi: Management-Controller-to-Driver Interface state |
8c8661e4 | 688 | * @mac_lock: MAC access lock. Protects @port_enabled, @phy_mode, |
e4abce85 | 689 | * efx_monitor() and efx_reconfigure_port() |
8ceee660 | 690 | * @port_enabled: Port enabled indicator. |
fdaa9aed SH |
691 | * Serialises efx_stop_all(), efx_start_all(), efx_monitor() and |
692 | * efx_mac_work() with kernel interfaces. Safe to read under any | |
693 | * one of the rtnl_lock, mac_lock, or netif_tx_lock, but all three must | |
694 | * be held to modify it. | |
8ceee660 BH |
695 | * @port_initialized: Port initialized? |
696 | * @net_dev: Operating system network device. Consider holding the rtnl lock | |
8ceee660 | 697 | * @stats_buffer: DMA buffer for statistics |
8ceee660 | 698 | * @phy_type: PHY type |
8ceee660 BH |
699 | * @phy_op: PHY interface |
700 | * @phy_data: PHY private data (including PHY-specific stats) | |
68e7f45e | 701 | * @mdio: PHY MDIO interface |
8880f4ec | 702 | * @mdio_bus: PHY MDIO bus ID (only used by Siena) |
8c8661e4 | 703 | * @phy_mode: PHY operating mode. Serialised by @mac_lock. |
d3245b28 | 704 | * @link_advertising: Autonegotiation advertising flags |
eb50c0d6 | 705 | * @link_state: Current state of the link |
8ceee660 | 706 | * @n_link_state_changes: Number of times the link has changed state |
964e6135 BH |
707 | * @unicast_filter: Flag for Falcon-arch simple unicast filter. |
708 | * Protected by @mac_lock. | |
709 | * @multicast_hash: Multicast hash table for Falcon-arch. | |
710 | * Protected by @mac_lock. | |
04cc8cac | 711 | * @wanted_fc: Wanted flow control flags |
a606f432 SH |
712 | * @fc_disable: When non-zero flow control is disabled. Typically used to |
713 | * ensure that network back pressure doesn't delay dma queue flushes. | |
714 | * Serialised by the rtnl lock. | |
8be4f3e6 | 715 | * @mac_work: Work item for changing MAC promiscuity and multicast hash |
3273c2e8 BH |
716 | * @loopback_mode: Loopback status |
717 | * @loopback_modes: Supported loopback mode bitmask | |
718 | * @loopback_selftest: Offline self-test private state | |
6d661cec BH |
719 | * @filter_lock: Filter table lock |
720 | * @filter_state: Architecture-dependent filter table state | |
721 | * @rps_flow_id: Flow IDs of filters allocated for accelerated RFS, | |
722 | * indexed by filter ID | |
723 | * @rps_expire_index: Next index to check for expiry in @rps_flow_id | |
9f2cb71c BH |
724 | * @drain_pending: Count of RX and TX queues that haven't been flushed and drained. |
725 | * @rxq_flush_pending: Count of number of receive queues that need to be flushed. | |
726 | * Decremented when the efx_flush_rx_queue() is called. | |
727 | * @rxq_flush_outstanding: Count of number of RX flushes started but not yet | |
728 | * completed (either success or failure). Not used when MCDI is used to | |
729 | * flush receive queues. | |
730 | * @flush_wq: wait queue used by efx_nic_flush_queues() to wait for flush completions. | |
cd2d5b52 BH |
731 | * @vf: Array of &struct efx_vf objects. |
732 | * @vf_count: Number of VFs intended to be enabled. | |
733 | * @vf_init_count: Number of VFs that have been fully initialised. | |
734 | * @vi_scale: log2 number of vnics per VF. | |
735 | * @vf_buftbl_base: The zeroth buffer table index used to back VF queues. | |
736 | * @vfdi_status: Common VFDI status page to be dmad to VF address space. | |
737 | * @local_addr_list: List of local addresses. Protected by %local_lock. | |
738 | * @local_page_list: List of DMA addressable pages used to broadcast | |
739 | * %local_addr_list. Protected by %local_lock. | |
740 | * @local_lock: Mutex protecting %local_addr_list and %local_page_list. | |
741 | * @peer_work: Work item to broadcast peer addresses to VMs. | |
7c236c43 | 742 | * @ptp_data: PTP state data |
ab28c12a BH |
743 | * @monitor_work: Hardware monitor workitem |
744 | * @biu_lock: BIU (bus interface unit) lock | |
1646a6f3 BH |
745 | * @last_irq_cpu: Last CPU to handle a possible test interrupt. This |
746 | * field is used by efx_test_interrupts() to verify that an | |
747 | * interrupt has occurred. | |
cd0ecc9a BH |
748 | * @stats_lock: Statistics update lock. Must be held when calling |
749 | * efx_nic_type::{update,start,stop}_stats. | |
8ceee660 | 750 | * |
754c653a | 751 | * This is stored in the private area of the &struct net_device. |
8ceee660 BH |
752 | */ |
753 | struct efx_nic { | |
ab28c12a BH |
754 | /* The following fields should be written very rarely */ |
755 | ||
8ceee660 BH |
756 | char name[IFNAMSIZ]; |
757 | struct pci_dev *pci_dev; | |
6602041b | 758 | unsigned int port_num; |
8ceee660 BH |
759 | const struct efx_nic_type *type; |
760 | int legacy_irq; | |
b28405b0 | 761 | bool eeh_disabled_legacy_irq; |
8ceee660 | 762 | struct workqueue_struct *workqueue; |
6977dc63 | 763 | char workqueue_name[16]; |
8ceee660 | 764 | struct work_struct reset_work; |
086ea356 | 765 | resource_size_t membase_phys; |
8ceee660 | 766 | void __iomem *membase; |
ab28c12a | 767 | |
8ceee660 | 768 | enum efx_int_mode interrupt_mode; |
cc180b69 | 769 | unsigned int timer_quantum_ns; |
6fb70fd1 BH |
770 | bool irq_rx_adaptive; |
771 | unsigned int irq_rx_moderation; | |
62776d03 | 772 | u32 msg_enable; |
8ceee660 | 773 | |
8ceee660 | 774 | enum nic_state state; |
a7d529ae | 775 | unsigned long reset_pending; |
8ceee660 | 776 | |
8313aca3 | 777 | struct efx_channel *channel[EFX_MAX_CHANNELS]; |
d8291187 | 778 | struct efx_msi_context msi_context[EFX_MAX_CHANNELS]; |
7f967c01 BH |
779 | const struct efx_channel_type * |
780 | extra_channel_type[EFX_MAX_EXTRA_CHANNELS]; | |
8ceee660 | 781 | |
ecc910f5 SH |
782 | unsigned rxq_entries; |
783 | unsigned txq_entries; | |
14bf718f BH |
784 | unsigned int txq_stop_thresh; |
785 | unsigned int txq_wake_thresh; | |
786 | ||
28e47c49 BH |
787 | unsigned tx_dc_base; |
788 | unsigned rx_dc_base; | |
789 | unsigned sram_lim_qw; | |
0484e0db | 790 | unsigned next_buffer_table; |
b105798f BH |
791 | |
792 | unsigned int max_channels; | |
a4900ac9 BH |
793 | unsigned n_channels; |
794 | unsigned n_rx_channels; | |
cd2d5b52 | 795 | unsigned rss_spread; |
97653431 | 796 | unsigned tx_channel_offset; |
a4900ac9 | 797 | unsigned n_tx_channels; |
272baeeb | 798 | unsigned int rx_dma_len; |
8ceee660 | 799 | unsigned int rx_buffer_order; |
85740cdf | 800 | unsigned int rx_buffer_truesize; |
1648a23f | 801 | unsigned int rx_page_buf_step; |
2768935a | 802 | unsigned int rx_bufs_per_page; |
1648a23f | 803 | unsigned int rx_pages_per_batch; |
43a3739d JC |
804 | unsigned int rx_prefix_size; |
805 | int rx_packet_hash_offset; | |
3dced740 | 806 | int rx_packet_len_offset; |
5d3a6fca | 807 | u8 rx_hash_key[40]; |
765c9f46 | 808 | u32 rx_indir_table[128]; |
85740cdf | 809 | bool rx_scatter; |
8ceee660 | 810 | |
0484e0db BH |
811 | unsigned int_error_count; |
812 | unsigned long int_error_expire; | |
813 | ||
d8291187 | 814 | bool irq_soft_enabled; |
8ceee660 | 815 | struct efx_buffer irq_status; |
c28884c5 | 816 | unsigned irq_zero_count; |
1646a6f3 | 817 | unsigned irq_level; |
dd40781e | 818 | struct delayed_work selftest_work; |
8ceee660 | 819 | |
76884835 BH |
820 | #ifdef CONFIG_SFC_MTD |
821 | struct list_head mtd_list; | |
822 | #endif | |
4a5b504d | 823 | |
8880f4ec | 824 | void *nic_data; |
f3ad5003 | 825 | struct efx_mcdi_data *mcdi; |
8ceee660 BH |
826 | |
827 | struct mutex mac_lock; | |
766ca0fa | 828 | struct work_struct mac_work; |
dc8cfa55 | 829 | bool port_enabled; |
8ceee660 | 830 | |
dc8cfa55 | 831 | bool port_initialized; |
8ceee660 | 832 | struct net_device *net_dev; |
8ceee660 | 833 | |
8ceee660 | 834 | struct efx_buffer stats_buffer; |
8ceee660 | 835 | |
c1c4f453 | 836 | unsigned int phy_type; |
6c8c2513 | 837 | const struct efx_phy_operations *phy_op; |
8ceee660 | 838 | void *phy_data; |
68e7f45e | 839 | struct mdio_if_info mdio; |
8880f4ec | 840 | unsigned int mdio_bus; |
f8b87c17 | 841 | enum efx_phy_mode phy_mode; |
8ceee660 | 842 | |
d3245b28 | 843 | u32 link_advertising; |
eb50c0d6 | 844 | struct efx_link_state link_state; |
8ceee660 BH |
845 | unsigned int n_link_state_changes; |
846 | ||
964e6135 | 847 | bool unicast_filter; |
8ceee660 | 848 | union efx_multicast_hash multicast_hash; |
b5626946 | 849 | u8 wanted_fc; |
a606f432 | 850 | unsigned fc_disable; |
8ceee660 BH |
851 | |
852 | atomic_t rx_reset; | |
3273c2e8 | 853 | enum efx_loopback_mode loopback_mode; |
e58f69f4 | 854 | u64 loopback_modes; |
3273c2e8 BH |
855 | |
856 | void *loopback_selftest; | |
64eebcfd | 857 | |
6d661cec BH |
858 | spinlock_t filter_lock; |
859 | void *filter_state; | |
860 | #ifdef CONFIG_RFS_ACCEL | |
861 | u32 *rps_flow_id; | |
862 | unsigned int rps_expire_index; | |
863 | #endif | |
ab28c12a | 864 | |
9f2cb71c BH |
865 | atomic_t drain_pending; |
866 | atomic_t rxq_flush_pending; | |
867 | atomic_t rxq_flush_outstanding; | |
868 | wait_queue_head_t flush_wq; | |
869 | ||
cd2d5b52 BH |
870 | #ifdef CONFIG_SFC_SRIOV |
871 | struct efx_channel *vfdi_channel; | |
872 | struct efx_vf *vf; | |
873 | unsigned vf_count; | |
874 | unsigned vf_init_count; | |
875 | unsigned vi_scale; | |
876 | unsigned vf_buftbl_base; | |
877 | struct efx_buffer vfdi_status; | |
878 | struct list_head local_addr_list; | |
879 | struct list_head local_page_list; | |
880 | struct mutex local_lock; | |
881 | struct work_struct peer_work; | |
882 | #endif | |
883 | ||
7c236c43 | 884 | struct efx_ptp_data *ptp_data; |
7c236c43 | 885 | |
ab28c12a BH |
886 | /* The following fields may be written more often */ |
887 | ||
888 | struct delayed_work monitor_work ____cacheline_aligned_in_smp; | |
889 | spinlock_t biu_lock; | |
1646a6f3 | 890 | int last_irq_cpu; |
ab28c12a | 891 | spinlock_t stats_lock; |
8ceee660 BH |
892 | }; |
893 | ||
55668611 BH |
894 | static inline int efx_dev_registered(struct efx_nic *efx) |
895 | { | |
896 | return efx->net_dev->reg_state == NETREG_REGISTERED; | |
897 | } | |
898 | ||
8880f4ec BH |
899 | static inline unsigned int efx_port_num(struct efx_nic *efx) |
900 | { | |
6602041b | 901 | return efx->port_num; |
8880f4ec BH |
902 | } |
903 | ||
45a3fd55 BH |
904 | struct efx_mtd_partition { |
905 | struct list_head node; | |
906 | struct mtd_info mtd; | |
907 | const char *dev_type_name; | |
908 | const char *type_name; | |
909 | char name[IFNAMSIZ + 20]; | |
910 | }; | |
911 | ||
8ceee660 BH |
912 | /** |
913 | * struct efx_nic_type - Efx device type definition | |
b105798f | 914 | * @mem_map_size: Get memory BAR mapped size |
ef2b90ee BH |
915 | * @probe: Probe the controller |
916 | * @remove: Free resources allocated by probe() | |
917 | * @init: Initialise the controller | |
28e47c49 BH |
918 | * @dimension_resources: Dimension controller resources (buffer table, |
919 | * and VIs once the available interrupt resources are clear) | |
ef2b90ee BH |
920 | * @fini: Shut down the controller |
921 | * @monitor: Periodic function for polling link state and hardware monitor | |
0e2a9c7c BH |
922 | * @map_reset_reason: Map ethtool reset reason to a reset method |
923 | * @map_reset_flags: Map ethtool reset flags to a reset method, if possible | |
ef2b90ee BH |
924 | * @reset: Reset the controller hardware and possibly the PHY. This will |
925 | * be called while the controller is uninitialised. | |
926 | * @probe_port: Probe the MAC and PHY | |
927 | * @remove_port: Free resources allocated by probe_port() | |
40641ed9 | 928 | * @handle_global_event: Handle a "global" event (may be %NULL) |
e42c3d85 | 929 | * @fini_dmaq: Flush and finalise DMA queues (RX and TX queues) |
ef2b90ee | 930 | * @prepare_flush: Prepare the hardware for flushing the DMA queues |
e42c3d85 BH |
931 | * (for Falcon architecture) |
932 | * @finish_flush: Clean up after flushing the DMA queues (for Falcon | |
933 | * architecture) | |
cd0ecc9a BH |
934 | * @describe_stats: Describe statistics for ethtool |
935 | * @update_stats: Update statistics not provided by event handling. | |
936 | * Either argument may be %NULL. | |
ef2b90ee BH |
937 | * @start_stats: Start the regular fetching of statistics |
938 | * @stop_stats: Stop the regular fetching of statistics | |
06629f07 | 939 | * @set_id_led: Set state of identifying LED or revert to automatic function |
ef2b90ee | 940 | * @push_irq_moderation: Apply interrupt moderation value |
d3245b28 | 941 | * @reconfigure_port: Push loopback/power/txdis changes to the MAC and PHY |
9dd3a13b | 942 | * @prepare_enable_fc_tx: Prepare MAC to enable pause frame TX (may be %NULL) |
30b81cda BH |
943 | * @reconfigure_mac: Push MAC address, MTU, flow control and filter settings |
944 | * to the hardware. Serialised by the mac_lock. | |
710b208d | 945 | * @check_mac_fault: Check MAC fault state. True if fault present. |
89c758fa BH |
946 | * @get_wol: Get WoL configuration from driver state |
947 | * @set_wol: Push WoL configuration to the NIC | |
948 | * @resume_wol: Synchronise WoL state between driver and MC (e.g. after resume) | |
86094f7f | 949 | * @test_chip: Test registers. May use efx_farch_test_registers(), and is |
d4f2cecc | 950 | * expected to reset the NIC. |
0aa3fbaa | 951 | * @test_nvram: Test validity of NVRAM contents |
f3ad5003 BH |
952 | * @mcdi_request: Send an MCDI request with the given header and SDU. |
953 | * The SDU length may be any value from 0 up to the protocol- | |
954 | * defined maximum, but its buffer will be padded to a multiple | |
955 | * of 4 bytes. | |
956 | * @mcdi_poll_response: Test whether an MCDI response is available. | |
957 | * @mcdi_read_response: Read the MCDI response PDU. The offset will | |
958 | * be a multiple of 4. The length may not be, but the buffer | |
959 | * will be padded so it is safe to round up. | |
960 | * @mcdi_poll_reboot: Test whether the MCDI has rebooted. If so, | |
961 | * return an appropriate error code for aborting any current | |
962 | * request; otherwise return 0. | |
86094f7f BH |
963 | * @irq_enable_master: Enable IRQs on the NIC. Each event queue must |
964 | * be separately enabled after this. | |
965 | * @irq_test_generate: Generate a test IRQ | |
966 | * @irq_disable_non_ev: Disable non-event IRQs on the NIC. Each event | |
967 | * queue must be separately disabled before this. | |
968 | * @irq_handle_msi: Handle MSI for a channel. The @dev_id argument is | |
969 | * a pointer to the &struct efx_msi_context for the channel. | |
970 | * @irq_handle_legacy: Handle legacy interrupt. The @dev_id argument | |
971 | * is a pointer to the &struct efx_nic. | |
972 | * @tx_probe: Allocate resources for TX queue | |
973 | * @tx_init: Initialise TX queue on the NIC | |
974 | * @tx_remove: Free resources for TX queue | |
975 | * @tx_write: Write TX descriptors and doorbell | |
976 | * @rx_push_indir_table: Write RSS indirection table to the NIC | |
977 | * @rx_probe: Allocate resources for RX queue | |
978 | * @rx_init: Initialise RX queue on the NIC | |
979 | * @rx_remove: Free resources for RX queue | |
980 | * @rx_write: Write RX descriptors and doorbell | |
981 | * @rx_defer_refill: Generate a refill reminder event | |
982 | * @ev_probe: Allocate resources for event queue | |
983 | * @ev_init: Initialise event queue on the NIC | |
984 | * @ev_fini: Deinitialise event queue on the NIC | |
985 | * @ev_remove: Free resources for event queue | |
986 | * @ev_process: Process events for a queue, up to the given NAPI quota | |
987 | * @ev_read_ack: Acknowledge read events on a queue, rearming its IRQ | |
988 | * @ev_test_generate: Generate a test event | |
add72477 BH |
989 | * @filter_table_probe: Probe filter capabilities and set up filter software state |
990 | * @filter_table_restore: Restore filters removed from hardware | |
991 | * @filter_table_remove: Remove filters from hardware and tear down software state | |
992 | * @filter_update_rx_scatter: Update filters after change to rx scatter setting | |
993 | * @filter_insert: add or replace a filter | |
994 | * @filter_remove_safe: remove a filter by ID, carefully | |
995 | * @filter_get_safe: retrieve a filter by ID, carefully | |
996 | * @filter_clear_rx: remove RX filters by priority | |
997 | * @filter_count_rx_used: Get the number of filters in use at a given priority | |
998 | * @filter_get_rx_id_limit: Get maximum value of a filter id, plus 1 | |
999 | * @filter_get_rx_ids: Get list of RX filters at a given priority | |
1000 | * @filter_rfs_insert: Add or replace a filter for RFS. This must be | |
1001 | * atomic. The hardware change may be asynchronous but should | |
1002 | * not be delayed for long. It may fail if this can't be done | |
1003 | * atomically. | |
1004 | * @filter_rfs_expire_one: Consider expiring a filter inserted for RFS. | |
1005 | * This must check whether the specified table entry is used by RFS | |
1006 | * and that rps_may_expire_flow() returns true for it. | |
45a3fd55 BH |
1007 | * @mtd_probe: Probe and add MTD partitions associated with this net device, |
1008 | * using efx_mtd_add() | |
1009 | * @mtd_rename: Set an MTD partition name using the net device name | |
1010 | * @mtd_read: Read from an MTD partition | |
1011 | * @mtd_erase: Erase part of an MTD partition | |
1012 | * @mtd_write: Write to an MTD partition | |
1013 | * @mtd_sync: Wait for write-back to complete on MTD partition. This | |
1014 | * also notifies the driver that a writer has finished using this | |
1015 | * partition. | |
daeda630 | 1016 | * @revision: Hardware architecture revision |
8ceee660 BH |
1017 | * @txd_ptr_tbl_base: TX descriptor ring base address |
1018 | * @rxd_ptr_tbl_base: RX descriptor ring base address | |
1019 | * @buf_tbl_base: Buffer table base address | |
1020 | * @evq_ptr_tbl_base: Event queue pointer table base address | |
1021 | * @evq_rptr_tbl_base: Event queue read-pointer table base address | |
8ceee660 | 1022 | * @max_dma_mask: Maximum possible DMA mask |
43a3739d JC |
1023 | * @rx_prefix_size: Size of RX prefix before packet data |
1024 | * @rx_hash_offset: Offset of RX flow hash within prefix | |
85740cdf BH |
1025 | * @rx_buffer_padding: Size of padding at end of RX packet |
1026 | * @can_rx_scatter: NIC is able to scatter packet to multiple buffers | |
8ceee660 BH |
1027 | * @max_interrupt_mode: Highest capability interrupt mode supported |
1028 | * from &enum efx_init_mode. | |
cc180b69 | 1029 | * @timer_period_max: Maximum period of interrupt timer (in ticks) |
c383b537 BH |
1030 | * @offload_features: net_device feature flags for protocol offload |
1031 | * features implemented in hardware | |
df2cd8af | 1032 | * @mcdi_max_ver: Maximum MCDI version supported |
8ceee660 BH |
1033 | */ |
1034 | struct efx_nic_type { | |
b105798f | 1035 | unsigned int (*mem_map_size)(struct efx_nic *efx); |
ef2b90ee BH |
1036 | int (*probe)(struct efx_nic *efx); |
1037 | void (*remove)(struct efx_nic *efx); | |
1038 | int (*init)(struct efx_nic *efx); | |
28e47c49 | 1039 | void (*dimension_resources)(struct efx_nic *efx); |
ef2b90ee BH |
1040 | void (*fini)(struct efx_nic *efx); |
1041 | void (*monitor)(struct efx_nic *efx); | |
0e2a9c7c BH |
1042 | enum reset_type (*map_reset_reason)(enum reset_type reason); |
1043 | int (*map_reset_flags)(u32 *flags); | |
ef2b90ee BH |
1044 | int (*reset)(struct efx_nic *efx, enum reset_type method); |
1045 | int (*probe_port)(struct efx_nic *efx); | |
1046 | void (*remove_port)(struct efx_nic *efx); | |
40641ed9 | 1047 | bool (*handle_global_event)(struct efx_channel *channel, efx_qword_t *); |
e42c3d85 | 1048 | int (*fini_dmaq)(struct efx_nic *efx); |
ef2b90ee | 1049 | void (*prepare_flush)(struct efx_nic *efx); |
d5e8cc6c | 1050 | void (*finish_flush)(struct efx_nic *efx); |
cd0ecc9a BH |
1051 | size_t (*describe_stats)(struct efx_nic *efx, u8 *names); |
1052 | size_t (*update_stats)(struct efx_nic *efx, u64 *full_stats, | |
1053 | struct rtnl_link_stats64 *core_stats); | |
ef2b90ee BH |
1054 | void (*start_stats)(struct efx_nic *efx); |
1055 | void (*stop_stats)(struct efx_nic *efx); | |
06629f07 | 1056 | void (*set_id_led)(struct efx_nic *efx, enum efx_led_mode mode); |
ef2b90ee | 1057 | void (*push_irq_moderation)(struct efx_channel *channel); |
d3245b28 | 1058 | int (*reconfigure_port)(struct efx_nic *efx); |
9dd3a13b | 1059 | void (*prepare_enable_fc_tx)(struct efx_nic *efx); |
710b208d BH |
1060 | int (*reconfigure_mac)(struct efx_nic *efx); |
1061 | bool (*check_mac_fault)(struct efx_nic *efx); | |
89c758fa BH |
1062 | void (*get_wol)(struct efx_nic *efx, struct ethtool_wolinfo *wol); |
1063 | int (*set_wol)(struct efx_nic *efx, u32 type); | |
1064 | void (*resume_wol)(struct efx_nic *efx); | |
d4f2cecc | 1065 | int (*test_chip)(struct efx_nic *efx, struct efx_self_tests *tests); |
0aa3fbaa | 1066 | int (*test_nvram)(struct efx_nic *efx); |
f3ad5003 BH |
1067 | void (*mcdi_request)(struct efx_nic *efx, |
1068 | const efx_dword_t *hdr, size_t hdr_len, | |
1069 | const efx_dword_t *sdu, size_t sdu_len); | |
1070 | bool (*mcdi_poll_response)(struct efx_nic *efx); | |
1071 | void (*mcdi_read_response)(struct efx_nic *efx, efx_dword_t *pdu, | |
1072 | size_t pdu_offset, size_t pdu_len); | |
1073 | int (*mcdi_poll_reboot)(struct efx_nic *efx); | |
86094f7f BH |
1074 | void (*irq_enable_master)(struct efx_nic *efx); |
1075 | void (*irq_test_generate)(struct efx_nic *efx); | |
1076 | void (*irq_disable_non_ev)(struct efx_nic *efx); | |
1077 | irqreturn_t (*irq_handle_msi)(int irq, void *dev_id); | |
1078 | irqreturn_t (*irq_handle_legacy)(int irq, void *dev_id); | |
1079 | int (*tx_probe)(struct efx_tx_queue *tx_queue); | |
1080 | void (*tx_init)(struct efx_tx_queue *tx_queue); | |
1081 | void (*tx_remove)(struct efx_tx_queue *tx_queue); | |
1082 | void (*tx_write)(struct efx_tx_queue *tx_queue); | |
1083 | void (*rx_push_indir_table)(struct efx_nic *efx); | |
1084 | int (*rx_probe)(struct efx_rx_queue *rx_queue); | |
1085 | void (*rx_init)(struct efx_rx_queue *rx_queue); | |
1086 | void (*rx_remove)(struct efx_rx_queue *rx_queue); | |
1087 | void (*rx_write)(struct efx_rx_queue *rx_queue); | |
1088 | void (*rx_defer_refill)(struct efx_rx_queue *rx_queue); | |
1089 | int (*ev_probe)(struct efx_channel *channel); | |
261e4d96 | 1090 | int (*ev_init)(struct efx_channel *channel); |
86094f7f BH |
1091 | void (*ev_fini)(struct efx_channel *channel); |
1092 | void (*ev_remove)(struct efx_channel *channel); | |
1093 | int (*ev_process)(struct efx_channel *channel, int quota); | |
1094 | void (*ev_read_ack)(struct efx_channel *channel); | |
1095 | void (*ev_test_generate)(struct efx_channel *channel); | |
add72477 BH |
1096 | int (*filter_table_probe)(struct efx_nic *efx); |
1097 | void (*filter_table_restore)(struct efx_nic *efx); | |
1098 | void (*filter_table_remove)(struct efx_nic *efx); | |
1099 | void (*filter_update_rx_scatter)(struct efx_nic *efx); | |
1100 | s32 (*filter_insert)(struct efx_nic *efx, | |
1101 | struct efx_filter_spec *spec, bool replace); | |
1102 | int (*filter_remove_safe)(struct efx_nic *efx, | |
1103 | enum efx_filter_priority priority, | |
1104 | u32 filter_id); | |
1105 | int (*filter_get_safe)(struct efx_nic *efx, | |
1106 | enum efx_filter_priority priority, | |
1107 | u32 filter_id, struct efx_filter_spec *); | |
1108 | void (*filter_clear_rx)(struct efx_nic *efx, | |
1109 | enum efx_filter_priority priority); | |
1110 | u32 (*filter_count_rx_used)(struct efx_nic *efx, | |
1111 | enum efx_filter_priority priority); | |
1112 | u32 (*filter_get_rx_id_limit)(struct efx_nic *efx); | |
1113 | s32 (*filter_get_rx_ids)(struct efx_nic *efx, | |
1114 | enum efx_filter_priority priority, | |
1115 | u32 *buf, u32 size); | |
1116 | #ifdef CONFIG_RFS_ACCEL | |
1117 | s32 (*filter_rfs_insert)(struct efx_nic *efx, | |
1118 | struct efx_filter_spec *spec); | |
1119 | bool (*filter_rfs_expire_one)(struct efx_nic *efx, u32 flow_id, | |
1120 | unsigned int index); | |
1121 | #endif | |
45a3fd55 BH |
1122 | #ifdef CONFIG_SFC_MTD |
1123 | int (*mtd_probe)(struct efx_nic *efx); | |
1124 | void (*mtd_rename)(struct efx_mtd_partition *part); | |
1125 | int (*mtd_read)(struct mtd_info *mtd, loff_t start, size_t len, | |
1126 | size_t *retlen, u8 *buffer); | |
1127 | int (*mtd_erase)(struct mtd_info *mtd, loff_t start, size_t len); | |
1128 | int (*mtd_write)(struct mtd_info *mtd, loff_t start, size_t len, | |
1129 | size_t *retlen, const u8 *buffer); | |
1130 | int (*mtd_sync)(struct mtd_info *mtd); | |
1131 | #endif | |
977a5d5d | 1132 | void (*ptp_write_host_time)(struct efx_nic *efx, u32 host_time); |
b895d73e | 1133 | |
daeda630 | 1134 | int revision; |
8ceee660 BH |
1135 | unsigned int txd_ptr_tbl_base; |
1136 | unsigned int rxd_ptr_tbl_base; | |
1137 | unsigned int buf_tbl_base; | |
1138 | unsigned int evq_ptr_tbl_base; | |
1139 | unsigned int evq_rptr_tbl_base; | |
9bbd7d9a | 1140 | u64 max_dma_mask; |
43a3739d JC |
1141 | unsigned int rx_prefix_size; |
1142 | unsigned int rx_hash_offset; | |
8ceee660 | 1143 | unsigned int rx_buffer_padding; |
85740cdf | 1144 | bool can_rx_scatter; |
8ceee660 | 1145 | unsigned int max_interrupt_mode; |
cc180b69 | 1146 | unsigned int timer_period_max; |
c8f44aff | 1147 | netdev_features_t offload_features; |
df2cd8af | 1148 | int mcdi_max_ver; |
add72477 | 1149 | unsigned int max_rx_ip_filters; |
8ceee660 BH |
1150 | }; |
1151 | ||
1152 | /************************************************************************** | |
1153 | * | |
1154 | * Prototypes and inline functions | |
1155 | * | |
1156 | *************************************************************************/ | |
1157 | ||
f7d12cdc BH |
1158 | static inline struct efx_channel * |
1159 | efx_get_channel(struct efx_nic *efx, unsigned index) | |
1160 | { | |
1161 | EFX_BUG_ON_PARANOID(index >= efx->n_channels); | |
8313aca3 | 1162 | return efx->channel[index]; |
f7d12cdc BH |
1163 | } |
1164 | ||
8ceee660 BH |
1165 | /* Iterate over all used channels */ |
1166 | #define efx_for_each_channel(_channel, _efx) \ | |
8313aca3 BH |
1167 | for (_channel = (_efx)->channel[0]; \ |
1168 | _channel; \ | |
1169 | _channel = (_channel->channel + 1 < (_efx)->n_channels) ? \ | |
1170 | (_efx)->channel[_channel->channel + 1] : NULL) | |
8ceee660 | 1171 | |
7f967c01 BH |
1172 | /* Iterate over all used channels in reverse */ |
1173 | #define efx_for_each_channel_rev(_channel, _efx) \ | |
1174 | for (_channel = (_efx)->channel[(_efx)->n_channels - 1]; \ | |
1175 | _channel; \ | |
1176 | _channel = _channel->channel ? \ | |
1177 | (_efx)->channel[_channel->channel - 1] : NULL) | |
1178 | ||
97653431 BH |
1179 | static inline struct efx_tx_queue * |
1180 | efx_get_tx_queue(struct efx_nic *efx, unsigned index, unsigned type) | |
1181 | { | |
1182 | EFX_BUG_ON_PARANOID(index >= efx->n_tx_channels || | |
1183 | type >= EFX_TXQ_TYPES); | |
1184 | return &efx->channel[efx->tx_channel_offset + index]->tx_queue[type]; | |
1185 | } | |
f7d12cdc | 1186 | |
525da907 BH |
1187 | static inline bool efx_channel_has_tx_queues(struct efx_channel *channel) |
1188 | { | |
1189 | return channel->channel - channel->efx->tx_channel_offset < | |
1190 | channel->efx->n_tx_channels; | |
1191 | } | |
1192 | ||
f7d12cdc BH |
1193 | static inline struct efx_tx_queue * |
1194 | efx_channel_get_tx_queue(struct efx_channel *channel, unsigned type) | |
1195 | { | |
525da907 BH |
1196 | EFX_BUG_ON_PARANOID(!efx_channel_has_tx_queues(channel) || |
1197 | type >= EFX_TXQ_TYPES); | |
1198 | return &channel->tx_queue[type]; | |
f7d12cdc | 1199 | } |
8ceee660 | 1200 | |
94b274bf BH |
1201 | static inline bool efx_tx_queue_used(struct efx_tx_queue *tx_queue) |
1202 | { | |
1203 | return !(tx_queue->efx->net_dev->num_tc < 2 && | |
1204 | tx_queue->queue & EFX_TXQ_TYPE_HIGHPRI); | |
1205 | } | |
1206 | ||
8ceee660 BH |
1207 | /* Iterate over all TX queues belonging to a channel */ |
1208 | #define efx_for_each_channel_tx_queue(_tx_queue, _channel) \ | |
525da907 BH |
1209 | if (!efx_channel_has_tx_queues(_channel)) \ |
1210 | ; \ | |
1211 | else \ | |
1212 | for (_tx_queue = (_channel)->tx_queue; \ | |
94b274bf BH |
1213 | _tx_queue < (_channel)->tx_queue + EFX_TXQ_TYPES && \ |
1214 | efx_tx_queue_used(_tx_queue); \ | |
525da907 | 1215 | _tx_queue++) |
8ceee660 | 1216 | |
94b274bf BH |
1217 | /* Iterate over all possible TX queues belonging to a channel */ |
1218 | #define efx_for_each_possible_channel_tx_queue(_tx_queue, _channel) \ | |
73e0026f BH |
1219 | if (!efx_channel_has_tx_queues(_channel)) \ |
1220 | ; \ | |
1221 | else \ | |
1222 | for (_tx_queue = (_channel)->tx_queue; \ | |
1223 | _tx_queue < (_channel)->tx_queue + EFX_TXQ_TYPES; \ | |
1224 | _tx_queue++) | |
94b274bf | 1225 | |
525da907 BH |
1226 | static inline bool efx_channel_has_rx_queue(struct efx_channel *channel) |
1227 | { | |
79d68b37 | 1228 | return channel->rx_queue.core_index >= 0; |
525da907 BH |
1229 | } |
1230 | ||
f7d12cdc BH |
1231 | static inline struct efx_rx_queue * |
1232 | efx_channel_get_rx_queue(struct efx_channel *channel) | |
1233 | { | |
525da907 BH |
1234 | EFX_BUG_ON_PARANOID(!efx_channel_has_rx_queue(channel)); |
1235 | return &channel->rx_queue; | |
f7d12cdc BH |
1236 | } |
1237 | ||
8ceee660 BH |
1238 | /* Iterate over all RX queues belonging to a channel */ |
1239 | #define efx_for_each_channel_rx_queue(_rx_queue, _channel) \ | |
525da907 BH |
1240 | if (!efx_channel_has_rx_queue(_channel)) \ |
1241 | ; \ | |
1242 | else \ | |
1243 | for (_rx_queue = &(_channel)->rx_queue; \ | |
1244 | _rx_queue; \ | |
1245 | _rx_queue = NULL) | |
8ceee660 | 1246 | |
ba1e8a35 BH |
1247 | static inline struct efx_channel * |
1248 | efx_rx_queue_channel(struct efx_rx_queue *rx_queue) | |
1249 | { | |
8313aca3 | 1250 | return container_of(rx_queue, struct efx_channel, rx_queue); |
ba1e8a35 BH |
1251 | } |
1252 | ||
1253 | static inline int efx_rx_queue_index(struct efx_rx_queue *rx_queue) | |
1254 | { | |
8313aca3 | 1255 | return efx_rx_queue_channel(rx_queue)->channel; |
ba1e8a35 BH |
1256 | } |
1257 | ||
8ceee660 BH |
1258 | /* Returns a pointer to the specified receive buffer in the RX |
1259 | * descriptor queue. | |
1260 | */ | |
1261 | static inline struct efx_rx_buffer *efx_rx_buffer(struct efx_rx_queue *rx_queue, | |
1262 | unsigned int index) | |
1263 | { | |
807540ba | 1264 | return &rx_queue->buffer[index]; |
8ceee660 BH |
1265 | } |
1266 | ||
8ceee660 BH |
1267 | |
1268 | /** | |
1269 | * EFX_MAX_FRAME_LEN - calculate maximum frame length | |
1270 | * | |
1271 | * This calculates the maximum frame length that will be used for a | |
1272 | * given MTU. The frame length will be equal to the MTU plus a | |
1273 | * constant amount of header space and padding. This is the quantity | |
1274 | * that the net driver will program into the MAC as the maximum frame | |
1275 | * length. | |
1276 | * | |
754c653a | 1277 | * The 10G MAC requires 8-byte alignment on the frame |
8ceee660 | 1278 | * length, so we round up to the nearest 8. |
cc11763b BH |
1279 | * |
1280 | * Re-clocking by the XGXS on RX can reduce an IPG to 32 bits (half an | |
1281 | * XGMII cycle). If the frame length reaches the maximum value in the | |
1282 | * same cycle, the XMAC can miss the IPG altogether. We work around | |
1283 | * this by adding a further 16 bytes. | |
8ceee660 BH |
1284 | */ |
1285 | #define EFX_MAX_FRAME_LEN(mtu) \ | |
cc11763b | 1286 | ((((mtu) + ETH_HLEN + VLAN_HLEN + 4/* FCS */ + 7) & ~7) + 16) |
8ceee660 | 1287 | |
7c236c43 SH |
1288 | static inline bool efx_xmit_with_hwtstamp(struct sk_buff *skb) |
1289 | { | |
1290 | return skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP; | |
1291 | } | |
1292 | static inline void efx_xmit_hwtstamp_pending(struct sk_buff *skb) | |
1293 | { | |
1294 | skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS; | |
1295 | } | |
8ceee660 BH |
1296 | |
1297 | #endif /* EFX_NET_DRIVER_H */ |