Commit | Line | Data |
---|---|---|
32a47e72 YM |
1 | /* QLogic qed NIC Driver |
2 | * Copyright (c) 2015 QLogic Corporation | |
3 | * | |
4 | * This software is available under the terms of the GNU General Public License | |
5 | * (GPL) Version 2, available from the file COPYING in the main directory of | |
6 | * this source tree. | |
7 | */ | |
8 | ||
dacd88d6 | 9 | #include <linux/etherdevice.h> |
36558c3d | 10 | #include <linux/crc32.h> |
0b55e27d | 11 | #include <linux/qed/qed_iov_if.h> |
1408cc1f YM |
12 | #include "qed_cxt.h" |
13 | #include "qed_hsi.h" | |
32a47e72 | 14 | #include "qed_hw.h" |
1408cc1f | 15 | #include "qed_init_ops.h" |
32a47e72 | 16 | #include "qed_int.h" |
1408cc1f | 17 | #include "qed_mcp.h" |
32a47e72 | 18 | #include "qed_reg_addr.h" |
1408cc1f | 19 | #include "qed_sp.h" |
32a47e72 YM |
20 | #include "qed_sriov.h" |
21 | #include "qed_vf.h" | |
22 | ||
1408cc1f | 23 | /* IOV ramrods */ |
1fe614d1 | 24 | static int qed_sp_vf_start(struct qed_hwfn *p_hwfn, struct qed_vf_info *p_vf) |
1408cc1f YM |
25 | { |
26 | struct vf_start_ramrod_data *p_ramrod = NULL; | |
27 | struct qed_spq_entry *p_ent = NULL; | |
28 | struct qed_sp_init_data init_data; | |
29 | int rc = -EINVAL; | |
1fe614d1 | 30 | u8 fp_minor; |
1408cc1f YM |
31 | |
32 | /* Get SPQ entry */ | |
33 | memset(&init_data, 0, sizeof(init_data)); | |
34 | init_data.cid = qed_spq_get_cid(p_hwfn); | |
1fe614d1 | 35 | init_data.opaque_fid = p_vf->opaque_fid; |
1408cc1f YM |
36 | init_data.comp_mode = QED_SPQ_MODE_EBLOCK; |
37 | ||
38 | rc = qed_sp_init_request(p_hwfn, &p_ent, | |
39 | COMMON_RAMROD_VF_START, | |
40 | PROTOCOLID_COMMON, &init_data); | |
41 | if (rc) | |
42 | return rc; | |
43 | ||
44 | p_ramrod = &p_ent->ramrod.vf_start; | |
45 | ||
1fe614d1 YM |
46 | p_ramrod->vf_id = GET_FIELD(p_vf->concrete_fid, PXP_CONCRETE_FID_VFID); |
47 | p_ramrod->opaque_fid = cpu_to_le16(p_vf->opaque_fid); | |
48 | ||
49 | switch (p_hwfn->hw_info.personality) { | |
50 | case QED_PCI_ETH: | |
51 | p_ramrod->personality = PERSONALITY_ETH; | |
52 | break; | |
53 | case QED_PCI_ETH_ROCE: | |
54 | p_ramrod->personality = PERSONALITY_RDMA_AND_ETH; | |
55 | break; | |
56 | default: | |
57 | DP_NOTICE(p_hwfn, "Unknown VF personality %d\n", | |
58 | p_hwfn->hw_info.personality); | |
59 | return -EINVAL; | |
60 | } | |
61 | ||
62 | fp_minor = p_vf->acquire.vfdev_info.eth_fp_hsi_minor; | |
63 | if (fp_minor > ETH_HSI_VER_MINOR) { | |
64 | DP_VERBOSE(p_hwfn, | |
65 | QED_MSG_IOV, | |
66 | "VF [%d] - Requested fp hsi %02x.%02x which is slightly newer than PF's %02x.%02x; Configuring PFs version\n", | |
67 | p_vf->abs_vf_id, | |
68 | ETH_HSI_VER_MAJOR, | |
69 | fp_minor, ETH_HSI_VER_MAJOR, ETH_HSI_VER_MINOR); | |
70 | fp_minor = ETH_HSI_VER_MINOR; | |
71 | } | |
1408cc1f | 72 | |
351a4ded | 73 | p_ramrod->hsi_fp_ver.major_ver_arr[ETH_VER_KEY] = ETH_HSI_VER_MAJOR; |
1fe614d1 YM |
74 | p_ramrod->hsi_fp_ver.minor_ver_arr[ETH_VER_KEY] = fp_minor; |
75 | ||
76 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
77 | "VF[%d] - Starting using HSI %02x.%02x\n", | |
78 | p_vf->abs_vf_id, ETH_HSI_VER_MAJOR, fp_minor); | |
1408cc1f YM |
79 | |
80 | return qed_spq_post(p_hwfn, p_ent, NULL); | |
81 | } | |
82 | ||
0b55e27d YM |
83 | static int qed_sp_vf_stop(struct qed_hwfn *p_hwfn, |
84 | u32 concrete_vfid, u16 opaque_vfid) | |
85 | { | |
86 | struct vf_stop_ramrod_data *p_ramrod = NULL; | |
87 | struct qed_spq_entry *p_ent = NULL; | |
88 | struct qed_sp_init_data init_data; | |
89 | int rc = -EINVAL; | |
90 | ||
91 | /* Get SPQ entry */ | |
92 | memset(&init_data, 0, sizeof(init_data)); | |
93 | init_data.cid = qed_spq_get_cid(p_hwfn); | |
94 | init_data.opaque_fid = opaque_vfid; | |
95 | init_data.comp_mode = QED_SPQ_MODE_EBLOCK; | |
96 | ||
97 | rc = qed_sp_init_request(p_hwfn, &p_ent, | |
98 | COMMON_RAMROD_VF_STOP, | |
99 | PROTOCOLID_COMMON, &init_data); | |
100 | if (rc) | |
101 | return rc; | |
102 | ||
103 | p_ramrod = &p_ent->ramrod.vf_stop; | |
104 | ||
105 | p_ramrod->vf_id = GET_FIELD(concrete_vfid, PXP_CONCRETE_FID_VFID); | |
106 | ||
107 | return qed_spq_post(p_hwfn, p_ent, NULL); | |
108 | } | |
109 | ||
32a47e72 YM |
110 | bool qed_iov_is_valid_vfid(struct qed_hwfn *p_hwfn, |
111 | int rel_vf_id, bool b_enabled_only) | |
112 | { | |
113 | if (!p_hwfn->pf_iov_info) { | |
114 | DP_NOTICE(p_hwfn->cdev, "No iov info\n"); | |
115 | return false; | |
116 | } | |
117 | ||
118 | if ((rel_vf_id >= p_hwfn->cdev->p_iov_info->total_vfs) || | |
119 | (rel_vf_id < 0)) | |
120 | return false; | |
121 | ||
122 | if ((!p_hwfn->pf_iov_info->vfs_array[rel_vf_id].b_init) && | |
123 | b_enabled_only) | |
124 | return false; | |
125 | ||
126 | return true; | |
127 | } | |
128 | ||
37bff2b9 YM |
129 | static struct qed_vf_info *qed_iov_get_vf_info(struct qed_hwfn *p_hwfn, |
130 | u16 relative_vf_id, | |
131 | bool b_enabled_only) | |
132 | { | |
133 | struct qed_vf_info *vf = NULL; | |
134 | ||
135 | if (!p_hwfn->pf_iov_info) { | |
136 | DP_NOTICE(p_hwfn->cdev, "No iov info\n"); | |
137 | return NULL; | |
138 | } | |
139 | ||
140 | if (qed_iov_is_valid_vfid(p_hwfn, relative_vf_id, b_enabled_only)) | |
141 | vf = &p_hwfn->pf_iov_info->vfs_array[relative_vf_id]; | |
142 | else | |
143 | DP_ERR(p_hwfn, "qed_iov_get_vf_info: VF[%d] is not enabled\n", | |
144 | relative_vf_id); | |
145 | ||
146 | return vf; | |
147 | } | |
148 | ||
41086467 YM |
149 | static bool qed_iov_validate_rxq(struct qed_hwfn *p_hwfn, |
150 | struct qed_vf_info *p_vf, u16 rx_qid) | |
151 | { | |
152 | if (rx_qid >= p_vf->num_rxqs) | |
153 | DP_VERBOSE(p_hwfn, | |
154 | QED_MSG_IOV, | |
155 | "VF[0x%02x] - can't touch Rx queue[%04x]; Only 0x%04x are allocated\n", | |
156 | p_vf->abs_vf_id, rx_qid, p_vf->num_rxqs); | |
157 | return rx_qid < p_vf->num_rxqs; | |
158 | } | |
159 | ||
160 | static bool qed_iov_validate_txq(struct qed_hwfn *p_hwfn, | |
161 | struct qed_vf_info *p_vf, u16 tx_qid) | |
162 | { | |
163 | if (tx_qid >= p_vf->num_txqs) | |
164 | DP_VERBOSE(p_hwfn, | |
165 | QED_MSG_IOV, | |
166 | "VF[0x%02x] - can't touch Tx queue[%04x]; Only 0x%04x are allocated\n", | |
167 | p_vf->abs_vf_id, tx_qid, p_vf->num_txqs); | |
168 | return tx_qid < p_vf->num_txqs; | |
169 | } | |
170 | ||
171 | static bool qed_iov_validate_sb(struct qed_hwfn *p_hwfn, | |
172 | struct qed_vf_info *p_vf, u16 sb_idx) | |
173 | { | |
174 | int i; | |
175 | ||
176 | for (i = 0; i < p_vf->num_sbs; i++) | |
177 | if (p_vf->igu_sbs[i] == sb_idx) | |
178 | return true; | |
179 | ||
180 | DP_VERBOSE(p_hwfn, | |
181 | QED_MSG_IOV, | |
182 | "VF[0%02x] - tried using sb_idx %04x which doesn't exist as one of its 0x%02x SBs\n", | |
183 | p_vf->abs_vf_id, sb_idx, p_vf->num_sbs); | |
184 | ||
185 | return false; | |
186 | } | |
187 | ||
36558c3d YM |
188 | int qed_iov_post_vf_bulletin(struct qed_hwfn *p_hwfn, |
189 | int vfid, struct qed_ptt *p_ptt) | |
190 | { | |
191 | struct qed_bulletin_content *p_bulletin; | |
192 | int crc_size = sizeof(p_bulletin->crc); | |
193 | struct qed_dmae_params params; | |
194 | struct qed_vf_info *p_vf; | |
195 | ||
196 | p_vf = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
197 | if (!p_vf) | |
198 | return -EINVAL; | |
199 | ||
200 | if (!p_vf->vf_bulletin) | |
201 | return -EINVAL; | |
202 | ||
203 | p_bulletin = p_vf->bulletin.p_virt; | |
204 | ||
205 | /* Increment bulletin board version and compute crc */ | |
206 | p_bulletin->version++; | |
207 | p_bulletin->crc = crc32(0, (u8 *)p_bulletin + crc_size, | |
208 | p_vf->bulletin.size - crc_size); | |
209 | ||
210 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
211 | "Posting Bulletin 0x%08x to VF[%d] (CRC 0x%08x)\n", | |
212 | p_bulletin->version, p_vf->relative_vf_id, p_bulletin->crc); | |
213 | ||
214 | /* propagate bulletin board via dmae to vm memory */ | |
215 | memset(¶ms, 0, sizeof(params)); | |
216 | params.flags = QED_DMAE_FLAG_VF_DST; | |
217 | params.dst_vfid = p_vf->abs_vf_id; | |
218 | return qed_dmae_host2host(p_hwfn, p_ptt, p_vf->bulletin.phys, | |
219 | p_vf->vf_bulletin, p_vf->bulletin.size / 4, | |
220 | ¶ms); | |
221 | } | |
222 | ||
32a47e72 YM |
223 | static int qed_iov_pci_cfg_info(struct qed_dev *cdev) |
224 | { | |
225 | struct qed_hw_sriov_info *iov = cdev->p_iov_info; | |
226 | int pos = iov->pos; | |
227 | ||
228 | DP_VERBOSE(cdev, QED_MSG_IOV, "sriov ext pos %d\n", pos); | |
229 | pci_read_config_word(cdev->pdev, pos + PCI_SRIOV_CTRL, &iov->ctrl); | |
230 | ||
231 | pci_read_config_word(cdev->pdev, | |
232 | pos + PCI_SRIOV_TOTAL_VF, &iov->total_vfs); | |
233 | pci_read_config_word(cdev->pdev, | |
234 | pos + PCI_SRIOV_INITIAL_VF, &iov->initial_vfs); | |
235 | ||
236 | pci_read_config_word(cdev->pdev, pos + PCI_SRIOV_NUM_VF, &iov->num_vfs); | |
237 | if (iov->num_vfs) { | |
238 | DP_VERBOSE(cdev, | |
239 | QED_MSG_IOV, | |
240 | "Number of VFs are already set to non-zero value. Ignoring PCI configuration value\n"); | |
241 | iov->num_vfs = 0; | |
242 | } | |
243 | ||
244 | pci_read_config_word(cdev->pdev, | |
245 | pos + PCI_SRIOV_VF_OFFSET, &iov->offset); | |
246 | ||
247 | pci_read_config_word(cdev->pdev, | |
248 | pos + PCI_SRIOV_VF_STRIDE, &iov->stride); | |
249 | ||
250 | pci_read_config_word(cdev->pdev, | |
251 | pos + PCI_SRIOV_VF_DID, &iov->vf_device_id); | |
252 | ||
253 | pci_read_config_dword(cdev->pdev, | |
254 | pos + PCI_SRIOV_SUP_PGSIZE, &iov->pgsz); | |
255 | ||
256 | pci_read_config_dword(cdev->pdev, pos + PCI_SRIOV_CAP, &iov->cap); | |
257 | ||
258 | pci_read_config_byte(cdev->pdev, pos + PCI_SRIOV_FUNC_LINK, &iov->link); | |
259 | ||
260 | DP_VERBOSE(cdev, | |
261 | QED_MSG_IOV, | |
262 | "IOV info: nres %d, cap 0x%x, ctrl 0x%x, total %d, initial %d, num vfs %d, offset %d, stride %d, page size 0x%x\n", | |
263 | iov->nres, | |
264 | iov->cap, | |
265 | iov->ctrl, | |
266 | iov->total_vfs, | |
267 | iov->initial_vfs, | |
268 | iov->nr_virtfn, iov->offset, iov->stride, iov->pgsz); | |
269 | ||
270 | /* Some sanity checks */ | |
271 | if (iov->num_vfs > NUM_OF_VFS(cdev) || | |
272 | iov->total_vfs > NUM_OF_VFS(cdev)) { | |
273 | /* This can happen only due to a bug. In this case we set | |
274 | * num_vfs to zero to avoid memory corruption in the code that | |
275 | * assumes max number of vfs | |
276 | */ | |
277 | DP_NOTICE(cdev, | |
278 | "IOV: Unexpected number of vfs set: %d setting num_vf to zero\n", | |
279 | iov->num_vfs); | |
280 | ||
281 | iov->num_vfs = 0; | |
282 | iov->total_vfs = 0; | |
283 | } | |
284 | ||
285 | return 0; | |
286 | } | |
287 | ||
288 | static void qed_iov_clear_vf_igu_blocks(struct qed_hwfn *p_hwfn, | |
289 | struct qed_ptt *p_ptt) | |
290 | { | |
291 | struct qed_igu_block *p_sb; | |
292 | u16 sb_id; | |
293 | u32 val; | |
294 | ||
295 | if (!p_hwfn->hw_info.p_igu_info) { | |
296 | DP_ERR(p_hwfn, | |
297 | "qed_iov_clear_vf_igu_blocks IGU Info not initialized\n"); | |
298 | return; | |
299 | } | |
300 | ||
301 | for (sb_id = 0; sb_id < QED_MAPPING_MEMORY_SIZE(p_hwfn->cdev); | |
302 | sb_id++) { | |
303 | p_sb = &p_hwfn->hw_info.p_igu_info->igu_map.igu_blocks[sb_id]; | |
304 | if ((p_sb->status & QED_IGU_STATUS_FREE) && | |
305 | !(p_sb->status & QED_IGU_STATUS_PF)) { | |
306 | val = qed_rd(p_hwfn, p_ptt, | |
307 | IGU_REG_MAPPING_MEMORY + sb_id * 4); | |
308 | SET_FIELD(val, IGU_MAPPING_LINE_VALID, 0); | |
309 | qed_wr(p_hwfn, p_ptt, | |
310 | IGU_REG_MAPPING_MEMORY + 4 * sb_id, val); | |
311 | } | |
312 | } | |
313 | } | |
314 | ||
315 | static void qed_iov_setup_vfdb(struct qed_hwfn *p_hwfn) | |
316 | { | |
317 | struct qed_hw_sriov_info *p_iov = p_hwfn->cdev->p_iov_info; | |
318 | struct qed_pf_iov *p_iov_info = p_hwfn->pf_iov_info; | |
319 | struct qed_bulletin_content *p_bulletin_virt; | |
320 | dma_addr_t req_p, rply_p, bulletin_p; | |
321 | union pfvf_tlvs *p_reply_virt_addr; | |
322 | union vfpf_tlvs *p_req_virt_addr; | |
323 | u8 idx = 0; | |
324 | ||
325 | memset(p_iov_info->vfs_array, 0, sizeof(p_iov_info->vfs_array)); | |
326 | ||
327 | p_req_virt_addr = p_iov_info->mbx_msg_virt_addr; | |
328 | req_p = p_iov_info->mbx_msg_phys_addr; | |
329 | p_reply_virt_addr = p_iov_info->mbx_reply_virt_addr; | |
330 | rply_p = p_iov_info->mbx_reply_phys_addr; | |
331 | p_bulletin_virt = p_iov_info->p_bulletins; | |
332 | bulletin_p = p_iov_info->bulletins_phys; | |
333 | if (!p_req_virt_addr || !p_reply_virt_addr || !p_bulletin_virt) { | |
334 | DP_ERR(p_hwfn, | |
335 | "qed_iov_setup_vfdb called without allocating mem first\n"); | |
336 | return; | |
337 | } | |
338 | ||
339 | for (idx = 0; idx < p_iov->total_vfs; idx++) { | |
340 | struct qed_vf_info *vf = &p_iov_info->vfs_array[idx]; | |
341 | u32 concrete; | |
342 | ||
343 | vf->vf_mbx.req_virt = p_req_virt_addr + idx; | |
344 | vf->vf_mbx.req_phys = req_p + idx * sizeof(union vfpf_tlvs); | |
345 | vf->vf_mbx.reply_virt = p_reply_virt_addr + idx; | |
346 | vf->vf_mbx.reply_phys = rply_p + idx * sizeof(union pfvf_tlvs); | |
347 | ||
348 | vf->state = VF_STOPPED; | |
349 | vf->b_init = false; | |
350 | ||
351 | vf->bulletin.phys = idx * | |
352 | sizeof(struct qed_bulletin_content) + | |
353 | bulletin_p; | |
354 | vf->bulletin.p_virt = p_bulletin_virt + idx; | |
355 | vf->bulletin.size = sizeof(struct qed_bulletin_content); | |
356 | ||
357 | vf->relative_vf_id = idx; | |
358 | vf->abs_vf_id = idx + p_iov->first_vf_in_pf; | |
359 | concrete = qed_vfid_to_concrete(p_hwfn, vf->abs_vf_id); | |
360 | vf->concrete_fid = concrete; | |
361 | vf->opaque_fid = (p_hwfn->hw_info.opaque_fid & 0xff) | | |
362 | (vf->abs_vf_id << 8); | |
363 | vf->vport_id = idx + 1; | |
1cf2b1a9 YM |
364 | |
365 | vf->num_mac_filters = QED_ETH_VF_NUM_MAC_FILTERS; | |
366 | vf->num_vlan_filters = QED_ETH_VF_NUM_VLAN_FILTERS; | |
32a47e72 YM |
367 | } |
368 | } | |
369 | ||
370 | static int qed_iov_allocate_vfdb(struct qed_hwfn *p_hwfn) | |
371 | { | |
372 | struct qed_pf_iov *p_iov_info = p_hwfn->pf_iov_info; | |
373 | void **p_v_addr; | |
374 | u16 num_vfs = 0; | |
375 | ||
376 | num_vfs = p_hwfn->cdev->p_iov_info->total_vfs; | |
377 | ||
378 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
379 | "qed_iov_allocate_vfdb for %d VFs\n", num_vfs); | |
380 | ||
381 | /* Allocate PF Mailbox buffer (per-VF) */ | |
382 | p_iov_info->mbx_msg_size = sizeof(union vfpf_tlvs) * num_vfs; | |
383 | p_v_addr = &p_iov_info->mbx_msg_virt_addr; | |
384 | *p_v_addr = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev, | |
385 | p_iov_info->mbx_msg_size, | |
386 | &p_iov_info->mbx_msg_phys_addr, | |
387 | GFP_KERNEL); | |
388 | if (!*p_v_addr) | |
389 | return -ENOMEM; | |
390 | ||
391 | /* Allocate PF Mailbox Reply buffer (per-VF) */ | |
392 | p_iov_info->mbx_reply_size = sizeof(union pfvf_tlvs) * num_vfs; | |
393 | p_v_addr = &p_iov_info->mbx_reply_virt_addr; | |
394 | *p_v_addr = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev, | |
395 | p_iov_info->mbx_reply_size, | |
396 | &p_iov_info->mbx_reply_phys_addr, | |
397 | GFP_KERNEL); | |
398 | if (!*p_v_addr) | |
399 | return -ENOMEM; | |
400 | ||
401 | p_iov_info->bulletins_size = sizeof(struct qed_bulletin_content) * | |
402 | num_vfs; | |
403 | p_v_addr = &p_iov_info->p_bulletins; | |
404 | *p_v_addr = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev, | |
405 | p_iov_info->bulletins_size, | |
406 | &p_iov_info->bulletins_phys, | |
407 | GFP_KERNEL); | |
408 | if (!*p_v_addr) | |
409 | return -ENOMEM; | |
410 | ||
411 | DP_VERBOSE(p_hwfn, | |
412 | QED_MSG_IOV, | |
413 | "PF's Requests mailbox [%p virt 0x%llx phys], Response mailbox [%p virt 0x%llx phys] Bulletins [%p virt 0x%llx phys]\n", | |
414 | p_iov_info->mbx_msg_virt_addr, | |
415 | (u64) p_iov_info->mbx_msg_phys_addr, | |
416 | p_iov_info->mbx_reply_virt_addr, | |
417 | (u64) p_iov_info->mbx_reply_phys_addr, | |
418 | p_iov_info->p_bulletins, (u64) p_iov_info->bulletins_phys); | |
419 | ||
420 | return 0; | |
421 | } | |
422 | ||
423 | static void qed_iov_free_vfdb(struct qed_hwfn *p_hwfn) | |
424 | { | |
425 | struct qed_pf_iov *p_iov_info = p_hwfn->pf_iov_info; | |
426 | ||
427 | if (p_hwfn->pf_iov_info->mbx_msg_virt_addr) | |
428 | dma_free_coherent(&p_hwfn->cdev->pdev->dev, | |
429 | p_iov_info->mbx_msg_size, | |
430 | p_iov_info->mbx_msg_virt_addr, | |
431 | p_iov_info->mbx_msg_phys_addr); | |
432 | ||
433 | if (p_hwfn->pf_iov_info->mbx_reply_virt_addr) | |
434 | dma_free_coherent(&p_hwfn->cdev->pdev->dev, | |
435 | p_iov_info->mbx_reply_size, | |
436 | p_iov_info->mbx_reply_virt_addr, | |
437 | p_iov_info->mbx_reply_phys_addr); | |
438 | ||
439 | if (p_iov_info->p_bulletins) | |
440 | dma_free_coherent(&p_hwfn->cdev->pdev->dev, | |
441 | p_iov_info->bulletins_size, | |
442 | p_iov_info->p_bulletins, | |
443 | p_iov_info->bulletins_phys); | |
444 | } | |
445 | ||
446 | int qed_iov_alloc(struct qed_hwfn *p_hwfn) | |
447 | { | |
448 | struct qed_pf_iov *p_sriov; | |
449 | ||
450 | if (!IS_PF_SRIOV(p_hwfn)) { | |
451 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
452 | "No SR-IOV - no need for IOV db\n"); | |
453 | return 0; | |
454 | } | |
455 | ||
456 | p_sriov = kzalloc(sizeof(*p_sriov), GFP_KERNEL); | |
457 | if (!p_sriov) { | |
458 | DP_NOTICE(p_hwfn, "Failed to allocate `struct qed_sriov'\n"); | |
459 | return -ENOMEM; | |
460 | } | |
461 | ||
462 | p_hwfn->pf_iov_info = p_sriov; | |
463 | ||
464 | return qed_iov_allocate_vfdb(p_hwfn); | |
465 | } | |
466 | ||
467 | void qed_iov_setup(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt) | |
468 | { | |
469 | if (!IS_PF_SRIOV(p_hwfn) || !IS_PF_SRIOV_ALLOC(p_hwfn)) | |
470 | return; | |
471 | ||
472 | qed_iov_setup_vfdb(p_hwfn); | |
473 | qed_iov_clear_vf_igu_blocks(p_hwfn, p_ptt); | |
474 | } | |
475 | ||
476 | void qed_iov_free(struct qed_hwfn *p_hwfn) | |
477 | { | |
478 | if (IS_PF_SRIOV_ALLOC(p_hwfn)) { | |
479 | qed_iov_free_vfdb(p_hwfn); | |
480 | kfree(p_hwfn->pf_iov_info); | |
481 | } | |
482 | } | |
483 | ||
484 | void qed_iov_free_hw_info(struct qed_dev *cdev) | |
485 | { | |
486 | kfree(cdev->p_iov_info); | |
487 | cdev->p_iov_info = NULL; | |
488 | } | |
489 | ||
490 | int qed_iov_hw_info(struct qed_hwfn *p_hwfn) | |
491 | { | |
492 | struct qed_dev *cdev = p_hwfn->cdev; | |
493 | int pos; | |
494 | int rc; | |
495 | ||
1408cc1f YM |
496 | if (IS_VF(p_hwfn->cdev)) |
497 | return 0; | |
498 | ||
32a47e72 YM |
499 | /* Learn the PCI configuration */ |
500 | pos = pci_find_ext_capability(p_hwfn->cdev->pdev, | |
501 | PCI_EXT_CAP_ID_SRIOV); | |
502 | if (!pos) { | |
503 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, "No PCIe IOV support\n"); | |
504 | return 0; | |
505 | } | |
506 | ||
507 | /* Allocate a new struct for IOV information */ | |
508 | cdev->p_iov_info = kzalloc(sizeof(*cdev->p_iov_info), GFP_KERNEL); | |
509 | if (!cdev->p_iov_info) { | |
510 | DP_NOTICE(p_hwfn, "Can't support IOV due to lack of memory\n"); | |
511 | return -ENOMEM; | |
512 | } | |
513 | cdev->p_iov_info->pos = pos; | |
514 | ||
515 | rc = qed_iov_pci_cfg_info(cdev); | |
516 | if (rc) | |
517 | return rc; | |
518 | ||
519 | /* We want PF IOV to be synonemous with the existance of p_iov_info; | |
520 | * In case the capability is published but there are no VFs, simply | |
521 | * de-allocate the struct. | |
522 | */ | |
523 | if (!cdev->p_iov_info->total_vfs) { | |
524 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
525 | "IOV capabilities, but no VFs are published\n"); | |
526 | kfree(cdev->p_iov_info); | |
527 | cdev->p_iov_info = NULL; | |
528 | return 0; | |
529 | } | |
530 | ||
531 | /* Calculate the first VF index - this is a bit tricky; Basically, | |
532 | * VFs start at offset 16 relative to PF0, and 2nd engine VFs begin | |
533 | * after the first engine's VFs. | |
534 | */ | |
535 | cdev->p_iov_info->first_vf_in_pf = p_hwfn->cdev->p_iov_info->offset + | |
536 | p_hwfn->abs_pf_id - 16; | |
537 | if (QED_PATH_ID(p_hwfn)) | |
538 | cdev->p_iov_info->first_vf_in_pf -= MAX_NUM_VFS_BB; | |
539 | ||
540 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
541 | "First VF in hwfn 0x%08x\n", | |
542 | cdev->p_iov_info->first_vf_in_pf); | |
543 | ||
544 | return 0; | |
545 | } | |
546 | ||
37bff2b9 YM |
547 | static bool qed_iov_pf_sanity_check(struct qed_hwfn *p_hwfn, int vfid) |
548 | { | |
549 | /* Check PF supports sriov */ | |
b0409fa0 YM |
550 | if (IS_VF(p_hwfn->cdev) || !IS_QED_SRIOV(p_hwfn->cdev) || |
551 | !IS_PF_SRIOV_ALLOC(p_hwfn)) | |
37bff2b9 YM |
552 | return false; |
553 | ||
554 | /* Check VF validity */ | |
b0409fa0 | 555 | if (!qed_iov_is_valid_vfid(p_hwfn, vfid, true)) |
37bff2b9 YM |
556 | return false; |
557 | ||
558 | return true; | |
559 | } | |
560 | ||
0b55e27d YM |
561 | static void qed_iov_set_vf_to_disable(struct qed_dev *cdev, |
562 | u16 rel_vf_id, u8 to_disable) | |
563 | { | |
564 | struct qed_vf_info *vf; | |
565 | int i; | |
566 | ||
567 | for_each_hwfn(cdev, i) { | |
568 | struct qed_hwfn *p_hwfn = &cdev->hwfns[i]; | |
569 | ||
570 | vf = qed_iov_get_vf_info(p_hwfn, rel_vf_id, false); | |
571 | if (!vf) | |
572 | continue; | |
573 | ||
574 | vf->to_disable = to_disable; | |
575 | } | |
576 | } | |
577 | ||
578 | void qed_iov_set_vfs_to_disable(struct qed_dev *cdev, u8 to_disable) | |
579 | { | |
580 | u16 i; | |
581 | ||
582 | if (!IS_QED_SRIOV(cdev)) | |
583 | return; | |
584 | ||
585 | for (i = 0; i < cdev->p_iov_info->total_vfs; i++) | |
586 | qed_iov_set_vf_to_disable(cdev, i, to_disable); | |
587 | } | |
588 | ||
1408cc1f YM |
589 | static void qed_iov_vf_pglue_clear_err(struct qed_hwfn *p_hwfn, |
590 | struct qed_ptt *p_ptt, u8 abs_vfid) | |
591 | { | |
592 | qed_wr(p_hwfn, p_ptt, | |
593 | PGLUE_B_REG_WAS_ERROR_VF_31_0_CLR + (abs_vfid >> 5) * 4, | |
594 | 1 << (abs_vfid & 0x1f)); | |
595 | } | |
596 | ||
dacd88d6 YM |
597 | static void qed_iov_vf_igu_reset(struct qed_hwfn *p_hwfn, |
598 | struct qed_ptt *p_ptt, struct qed_vf_info *vf) | |
599 | { | |
dacd88d6 YM |
600 | int i; |
601 | ||
602 | /* Set VF masks and configuration - pretend */ | |
603 | qed_fid_pretend(p_hwfn, p_ptt, (u16) vf->concrete_fid); | |
604 | ||
605 | qed_wr(p_hwfn, p_ptt, IGU_REG_STATISTIC_NUM_VF_MSG_SENT, 0); | |
606 | ||
dacd88d6 YM |
607 | /* unpretend */ |
608 | qed_fid_pretend(p_hwfn, p_ptt, (u16) p_hwfn->hw_info.concrete_fid); | |
609 | ||
610 | /* iterate over all queues, clear sb consumer */ | |
b2b897eb YM |
611 | for (i = 0; i < vf->num_sbs; i++) |
612 | qed_int_igu_init_pure_rt_single(p_hwfn, p_ptt, | |
613 | vf->igu_sbs[i], | |
614 | vf->opaque_fid, true); | |
dacd88d6 YM |
615 | } |
616 | ||
0b55e27d YM |
617 | static void qed_iov_vf_igu_set_int(struct qed_hwfn *p_hwfn, |
618 | struct qed_ptt *p_ptt, | |
619 | struct qed_vf_info *vf, bool enable) | |
620 | { | |
621 | u32 igu_vf_conf; | |
622 | ||
623 | qed_fid_pretend(p_hwfn, p_ptt, (u16) vf->concrete_fid); | |
624 | ||
625 | igu_vf_conf = qed_rd(p_hwfn, p_ptt, IGU_REG_VF_CONFIGURATION); | |
626 | ||
627 | if (enable) | |
628 | igu_vf_conf |= IGU_VF_CONF_MSI_MSIX_EN; | |
629 | else | |
630 | igu_vf_conf &= ~IGU_VF_CONF_MSI_MSIX_EN; | |
631 | ||
632 | qed_wr(p_hwfn, p_ptt, IGU_REG_VF_CONFIGURATION, igu_vf_conf); | |
633 | ||
634 | /* unpretend */ | |
635 | qed_fid_pretend(p_hwfn, p_ptt, (u16) p_hwfn->hw_info.concrete_fid); | |
636 | } | |
637 | ||
1408cc1f YM |
638 | static int qed_iov_enable_vf_access(struct qed_hwfn *p_hwfn, |
639 | struct qed_ptt *p_ptt, | |
640 | struct qed_vf_info *vf) | |
641 | { | |
642 | u32 igu_vf_conf = IGU_VF_CONF_FUNC_EN; | |
643 | int rc; | |
644 | ||
0b55e27d YM |
645 | if (vf->to_disable) |
646 | return 0; | |
647 | ||
1408cc1f YM |
648 | DP_VERBOSE(p_hwfn, |
649 | QED_MSG_IOV, | |
650 | "Enable internal access for vf %x [abs %x]\n", | |
651 | vf->abs_vf_id, QED_VF_ABS_ID(p_hwfn, vf)); | |
652 | ||
653 | qed_iov_vf_pglue_clear_err(p_hwfn, p_ptt, QED_VF_ABS_ID(p_hwfn, vf)); | |
654 | ||
b2b897eb YM |
655 | qed_iov_vf_igu_reset(p_hwfn, p_ptt, vf); |
656 | ||
1408cc1f YM |
657 | rc = qed_mcp_config_vf_msix(p_hwfn, p_ptt, vf->abs_vf_id, vf->num_sbs); |
658 | if (rc) | |
659 | return rc; | |
660 | ||
661 | qed_fid_pretend(p_hwfn, p_ptt, (u16) vf->concrete_fid); | |
662 | ||
663 | SET_FIELD(igu_vf_conf, IGU_VF_CONF_PARENT, p_hwfn->rel_pf_id); | |
664 | STORE_RT_REG(p_hwfn, IGU_REG_VF_CONFIGURATION_RT_OFFSET, igu_vf_conf); | |
665 | ||
666 | qed_init_run(p_hwfn, p_ptt, PHASE_VF, vf->abs_vf_id, | |
667 | p_hwfn->hw_info.hw_mode); | |
668 | ||
669 | /* unpretend */ | |
670 | qed_fid_pretend(p_hwfn, p_ptt, (u16) p_hwfn->hw_info.concrete_fid); | |
671 | ||
1408cc1f YM |
672 | vf->state = VF_FREE; |
673 | ||
674 | return rc; | |
675 | } | |
676 | ||
0b55e27d YM |
677 | /** |
678 | * @brief qed_iov_config_perm_table - configure the permission | |
679 | * zone table. | |
680 | * In E4, queue zone permission table size is 320x9. There | |
681 | * are 320 VF queues for single engine device (256 for dual | |
682 | * engine device), and each entry has the following format: | |
683 | * {Valid, VF[7:0]} | |
684 | * @param p_hwfn | |
685 | * @param p_ptt | |
686 | * @param vf | |
687 | * @param enable | |
688 | */ | |
689 | static void qed_iov_config_perm_table(struct qed_hwfn *p_hwfn, | |
690 | struct qed_ptt *p_ptt, | |
691 | struct qed_vf_info *vf, u8 enable) | |
692 | { | |
693 | u32 reg_addr, val; | |
694 | u16 qzone_id = 0; | |
695 | int qid; | |
696 | ||
697 | for (qid = 0; qid < vf->num_rxqs; qid++) { | |
698 | qed_fw_l2_queue(p_hwfn, vf->vf_queues[qid].fw_rx_qid, | |
699 | &qzone_id); | |
700 | ||
701 | reg_addr = PSWHST_REG_ZONE_PERMISSION_TABLE + qzone_id * 4; | |
1a635e48 | 702 | val = enable ? (vf->abs_vf_id | BIT(8)) : 0; |
0b55e27d YM |
703 | qed_wr(p_hwfn, p_ptt, reg_addr, val); |
704 | } | |
705 | } | |
706 | ||
dacd88d6 YM |
707 | static void qed_iov_enable_vf_traffic(struct qed_hwfn *p_hwfn, |
708 | struct qed_ptt *p_ptt, | |
709 | struct qed_vf_info *vf) | |
710 | { | |
711 | /* Reset vf in IGU - interrupts are still disabled */ | |
712 | qed_iov_vf_igu_reset(p_hwfn, p_ptt, vf); | |
713 | ||
714 | qed_iov_vf_igu_set_int(p_hwfn, p_ptt, vf, 1); | |
715 | ||
716 | /* Permission Table */ | |
717 | qed_iov_config_perm_table(p_hwfn, p_ptt, vf, true); | |
718 | } | |
719 | ||
1408cc1f YM |
720 | static u8 qed_iov_alloc_vf_igu_sbs(struct qed_hwfn *p_hwfn, |
721 | struct qed_ptt *p_ptt, | |
722 | struct qed_vf_info *vf, u16 num_rx_queues) | |
723 | { | |
724 | struct qed_igu_block *igu_blocks; | |
725 | int qid = 0, igu_id = 0; | |
726 | u32 val = 0; | |
727 | ||
728 | igu_blocks = p_hwfn->hw_info.p_igu_info->igu_map.igu_blocks; | |
729 | ||
730 | if (num_rx_queues > p_hwfn->hw_info.p_igu_info->free_blks) | |
731 | num_rx_queues = p_hwfn->hw_info.p_igu_info->free_blks; | |
732 | p_hwfn->hw_info.p_igu_info->free_blks -= num_rx_queues; | |
733 | ||
734 | SET_FIELD(val, IGU_MAPPING_LINE_FUNCTION_NUMBER, vf->abs_vf_id); | |
735 | SET_FIELD(val, IGU_MAPPING_LINE_VALID, 1); | |
736 | SET_FIELD(val, IGU_MAPPING_LINE_PF_VALID, 0); | |
737 | ||
738 | while ((qid < num_rx_queues) && | |
739 | (igu_id < QED_MAPPING_MEMORY_SIZE(p_hwfn->cdev))) { | |
740 | if (igu_blocks[igu_id].status & QED_IGU_STATUS_FREE) { | |
741 | struct cau_sb_entry sb_entry; | |
742 | ||
743 | vf->igu_sbs[qid] = (u16)igu_id; | |
744 | igu_blocks[igu_id].status &= ~QED_IGU_STATUS_FREE; | |
745 | ||
746 | SET_FIELD(val, IGU_MAPPING_LINE_VECTOR_NUMBER, qid); | |
747 | ||
748 | qed_wr(p_hwfn, p_ptt, | |
749 | IGU_REG_MAPPING_MEMORY + sizeof(u32) * igu_id, | |
750 | val); | |
751 | ||
752 | /* Configure igu sb in CAU which were marked valid */ | |
753 | qed_init_cau_sb_entry(p_hwfn, &sb_entry, | |
754 | p_hwfn->rel_pf_id, | |
755 | vf->abs_vf_id, 1); | |
756 | qed_dmae_host2grc(p_hwfn, p_ptt, | |
757 | (u64)(uintptr_t)&sb_entry, | |
758 | CAU_REG_SB_VAR_MEMORY + | |
759 | igu_id * sizeof(u64), 2, 0); | |
760 | qid++; | |
761 | } | |
762 | igu_id++; | |
763 | } | |
764 | ||
765 | vf->num_sbs = (u8) num_rx_queues; | |
766 | ||
767 | return vf->num_sbs; | |
768 | } | |
769 | ||
0b55e27d YM |
770 | static void qed_iov_free_vf_igu_sbs(struct qed_hwfn *p_hwfn, |
771 | struct qed_ptt *p_ptt, | |
772 | struct qed_vf_info *vf) | |
773 | { | |
774 | struct qed_igu_info *p_info = p_hwfn->hw_info.p_igu_info; | |
775 | int idx, igu_id; | |
776 | u32 addr, val; | |
777 | ||
778 | /* Invalidate igu CAM lines and mark them as free */ | |
779 | for (idx = 0; idx < vf->num_sbs; idx++) { | |
780 | igu_id = vf->igu_sbs[idx]; | |
781 | addr = IGU_REG_MAPPING_MEMORY + sizeof(u32) * igu_id; | |
782 | ||
783 | val = qed_rd(p_hwfn, p_ptt, addr); | |
784 | SET_FIELD(val, IGU_MAPPING_LINE_VALID, 0); | |
785 | qed_wr(p_hwfn, p_ptt, addr, val); | |
786 | ||
787 | p_info->igu_map.igu_blocks[igu_id].status |= | |
788 | QED_IGU_STATUS_FREE; | |
789 | ||
790 | p_hwfn->hw_info.p_igu_info->free_blks++; | |
791 | } | |
792 | ||
793 | vf->num_sbs = 0; | |
794 | } | |
795 | ||
1408cc1f YM |
796 | static int qed_iov_init_hw_for_vf(struct qed_hwfn *p_hwfn, |
797 | struct qed_ptt *p_ptt, | |
798 | u16 rel_vf_id, u16 num_rx_queues) | |
799 | { | |
800 | u8 num_of_vf_avaiable_chains = 0; | |
801 | struct qed_vf_info *vf = NULL; | |
802 | int rc = 0; | |
803 | u32 cids; | |
804 | u8 i; | |
805 | ||
806 | vf = qed_iov_get_vf_info(p_hwfn, rel_vf_id, false); | |
807 | if (!vf) { | |
808 | DP_ERR(p_hwfn, "qed_iov_init_hw_for_vf : vf is NULL\n"); | |
809 | return -EINVAL; | |
810 | } | |
811 | ||
812 | if (vf->b_init) { | |
813 | DP_NOTICE(p_hwfn, "VF[%d] is already active.\n", rel_vf_id); | |
814 | return -EINVAL; | |
815 | } | |
816 | ||
817 | /* Limit number of queues according to number of CIDs */ | |
818 | qed_cxt_get_proto_cid_count(p_hwfn, PROTOCOLID_ETH, &cids); | |
819 | DP_VERBOSE(p_hwfn, | |
820 | QED_MSG_IOV, | |
821 | "VF[%d] - requesting to initialize for 0x%04x queues [0x%04x CIDs available]\n", | |
822 | vf->relative_vf_id, num_rx_queues, (u16) cids); | |
823 | num_rx_queues = min_t(u16, num_rx_queues, ((u16) cids)); | |
824 | ||
825 | num_of_vf_avaiable_chains = qed_iov_alloc_vf_igu_sbs(p_hwfn, | |
826 | p_ptt, | |
827 | vf, | |
828 | num_rx_queues); | |
829 | if (!num_of_vf_avaiable_chains) { | |
830 | DP_ERR(p_hwfn, "no available igu sbs\n"); | |
831 | return -ENOMEM; | |
832 | } | |
833 | ||
834 | /* Choose queue number and index ranges */ | |
835 | vf->num_rxqs = num_of_vf_avaiable_chains; | |
836 | vf->num_txqs = num_of_vf_avaiable_chains; | |
837 | ||
838 | for (i = 0; i < vf->num_rxqs; i++) { | |
839 | u16 queue_id = qed_int_queue_id_from_sb_id(p_hwfn, | |
840 | vf->igu_sbs[i]); | |
841 | ||
842 | if (queue_id > RESC_NUM(p_hwfn, QED_L2_QUEUE)) { | |
843 | DP_NOTICE(p_hwfn, | |
844 | "VF[%d] will require utilizing of out-of-bounds queues - %04x\n", | |
845 | vf->relative_vf_id, queue_id); | |
846 | return -EINVAL; | |
847 | } | |
848 | ||
849 | /* CIDs are per-VF, so no problem having them 0-based. */ | |
850 | vf->vf_queues[i].fw_rx_qid = queue_id; | |
851 | vf->vf_queues[i].fw_tx_qid = queue_id; | |
852 | vf->vf_queues[i].fw_cid = i; | |
853 | ||
854 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
855 | "VF[%d] - [%d] SB %04x, Tx/Rx queue %04x CID %04x\n", | |
856 | vf->relative_vf_id, i, vf->igu_sbs[i], queue_id, i); | |
857 | } | |
858 | rc = qed_iov_enable_vf_access(p_hwfn, p_ptt, vf); | |
859 | if (!rc) { | |
860 | vf->b_init = true; | |
861 | ||
862 | if (IS_LEAD_HWFN(p_hwfn)) | |
863 | p_hwfn->cdev->p_iov_info->num_vfs++; | |
864 | } | |
865 | ||
866 | return rc; | |
867 | } | |
868 | ||
079d20a6 MC |
869 | static void qed_iov_set_link(struct qed_hwfn *p_hwfn, |
870 | u16 vfid, | |
871 | struct qed_mcp_link_params *params, | |
872 | struct qed_mcp_link_state *link, | |
873 | struct qed_mcp_link_capabilities *p_caps) | |
874 | { | |
875 | struct qed_vf_info *p_vf = qed_iov_get_vf_info(p_hwfn, | |
876 | vfid, | |
877 | false); | |
878 | struct qed_bulletin_content *p_bulletin; | |
879 | ||
880 | if (!p_vf) | |
881 | return; | |
882 | ||
883 | p_bulletin = p_vf->bulletin.p_virt; | |
884 | p_bulletin->req_autoneg = params->speed.autoneg; | |
885 | p_bulletin->req_adv_speed = params->speed.advertised_speeds; | |
886 | p_bulletin->req_forced_speed = params->speed.forced_speed; | |
887 | p_bulletin->req_autoneg_pause = params->pause.autoneg; | |
888 | p_bulletin->req_forced_rx = params->pause.forced_rx; | |
889 | p_bulletin->req_forced_tx = params->pause.forced_tx; | |
890 | p_bulletin->req_loopback = params->loopback_mode; | |
891 | ||
892 | p_bulletin->link_up = link->link_up; | |
893 | p_bulletin->speed = link->speed; | |
894 | p_bulletin->full_duplex = link->full_duplex; | |
895 | p_bulletin->autoneg = link->an; | |
896 | p_bulletin->autoneg_complete = link->an_complete; | |
897 | p_bulletin->parallel_detection = link->parallel_detection; | |
898 | p_bulletin->pfc_enabled = link->pfc_enabled; | |
899 | p_bulletin->partner_adv_speed = link->partner_adv_speed; | |
900 | p_bulletin->partner_tx_flow_ctrl_en = link->partner_tx_flow_ctrl_en; | |
901 | p_bulletin->partner_rx_flow_ctrl_en = link->partner_rx_flow_ctrl_en; | |
902 | p_bulletin->partner_adv_pause = link->partner_adv_pause; | |
903 | p_bulletin->sfp_tx_fault = link->sfp_tx_fault; | |
904 | ||
905 | p_bulletin->capability_speed = p_caps->speed_capabilities; | |
906 | } | |
907 | ||
0b55e27d YM |
908 | static int qed_iov_release_hw_for_vf(struct qed_hwfn *p_hwfn, |
909 | struct qed_ptt *p_ptt, u16 rel_vf_id) | |
910 | { | |
079d20a6 MC |
911 | struct qed_mcp_link_capabilities caps; |
912 | struct qed_mcp_link_params params; | |
913 | struct qed_mcp_link_state link; | |
0b55e27d | 914 | struct qed_vf_info *vf = NULL; |
0b55e27d YM |
915 | |
916 | vf = qed_iov_get_vf_info(p_hwfn, rel_vf_id, true); | |
917 | if (!vf) { | |
918 | DP_ERR(p_hwfn, "qed_iov_release_hw_for_vf : vf is NULL\n"); | |
919 | return -EINVAL; | |
920 | } | |
921 | ||
36558c3d YM |
922 | if (vf->bulletin.p_virt) |
923 | memset(vf->bulletin.p_virt, 0, sizeof(*vf->bulletin.p_virt)); | |
924 | ||
925 | memset(&vf->p_vf_info, 0, sizeof(vf->p_vf_info)); | |
926 | ||
079d20a6 MC |
927 | /* Get the link configuration back in bulletin so |
928 | * that when VFs are re-enabled they get the actual | |
929 | * link configuration. | |
930 | */ | |
931 | memcpy(¶ms, qed_mcp_get_link_params(p_hwfn), sizeof(params)); | |
932 | memcpy(&link, qed_mcp_get_link_state(p_hwfn), sizeof(link)); | |
933 | memcpy(&caps, qed_mcp_get_link_capabilities(p_hwfn), sizeof(caps)); | |
934 | qed_iov_set_link(p_hwfn, rel_vf_id, ¶ms, &link, &caps); | |
935 | ||
1fe614d1 YM |
936 | /* Forget the VF's acquisition message */ |
937 | memset(&vf->acquire, 0, sizeof(vf->acquire)); | |
0b55e27d YM |
938 | |
939 | /* disablng interrupts and resetting permission table was done during | |
940 | * vf-close, however, we could get here without going through vf_close | |
941 | */ | |
942 | /* Disable Interrupts for VF */ | |
943 | qed_iov_vf_igu_set_int(p_hwfn, p_ptt, vf, 0); | |
944 | ||
945 | /* Reset Permission table */ | |
946 | qed_iov_config_perm_table(p_hwfn, p_ptt, vf, 0); | |
947 | ||
948 | vf->num_rxqs = 0; | |
949 | vf->num_txqs = 0; | |
950 | qed_iov_free_vf_igu_sbs(p_hwfn, p_ptt, vf); | |
951 | ||
952 | if (vf->b_init) { | |
953 | vf->b_init = false; | |
954 | ||
955 | if (IS_LEAD_HWFN(p_hwfn)) | |
956 | p_hwfn->cdev->p_iov_info->num_vfs--; | |
957 | } | |
958 | ||
959 | return 0; | |
960 | } | |
961 | ||
37bff2b9 YM |
962 | static bool qed_iov_tlv_supported(u16 tlvtype) |
963 | { | |
964 | return CHANNEL_TLV_NONE < tlvtype && tlvtype < CHANNEL_TLV_MAX; | |
965 | } | |
966 | ||
967 | /* place a given tlv on the tlv buffer, continuing current tlv list */ | |
968 | void *qed_add_tlv(struct qed_hwfn *p_hwfn, u8 **offset, u16 type, u16 length) | |
969 | { | |
970 | struct channel_tlv *tl = (struct channel_tlv *)*offset; | |
971 | ||
972 | tl->type = type; | |
973 | tl->length = length; | |
974 | ||
975 | /* Offset should keep pointing to next TLV (the end of the last) */ | |
976 | *offset += length; | |
977 | ||
978 | /* Return a pointer to the start of the added tlv */ | |
979 | return *offset - length; | |
980 | } | |
981 | ||
982 | /* list the types and lengths of the tlvs on the buffer */ | |
983 | void qed_dp_tlv_list(struct qed_hwfn *p_hwfn, void *tlvs_list) | |
984 | { | |
985 | u16 i = 1, total_length = 0; | |
986 | struct channel_tlv *tlv; | |
987 | ||
988 | do { | |
989 | tlv = (struct channel_tlv *)((u8 *)tlvs_list + total_length); | |
990 | ||
991 | /* output tlv */ | |
992 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
993 | "TLV number %d: type %d, length %d\n", | |
994 | i, tlv->type, tlv->length); | |
995 | ||
996 | if (tlv->type == CHANNEL_TLV_LIST_END) | |
997 | return; | |
998 | ||
999 | /* Validate entry - protect against malicious VFs */ | |
1000 | if (!tlv->length) { | |
1001 | DP_NOTICE(p_hwfn, "TLV of length 0 found\n"); | |
1002 | return; | |
1003 | } | |
1004 | ||
1005 | total_length += tlv->length; | |
1006 | ||
1007 | if (total_length >= sizeof(struct tlv_buffer_size)) { | |
1008 | DP_NOTICE(p_hwfn, "TLV ==> Buffer overflow\n"); | |
1009 | return; | |
1010 | } | |
1011 | ||
1012 | i++; | |
1013 | } while (1); | |
1014 | } | |
1015 | ||
1016 | static void qed_iov_send_response(struct qed_hwfn *p_hwfn, | |
1017 | struct qed_ptt *p_ptt, | |
1018 | struct qed_vf_info *p_vf, | |
1019 | u16 length, u8 status) | |
1020 | { | |
1021 | struct qed_iov_vf_mbx *mbx = &p_vf->vf_mbx; | |
1022 | struct qed_dmae_params params; | |
1023 | u8 eng_vf_id; | |
1024 | ||
1025 | mbx->reply_virt->default_resp.hdr.status = status; | |
1026 | ||
1027 | qed_dp_tlv_list(p_hwfn, mbx->reply_virt); | |
1028 | ||
1029 | eng_vf_id = p_vf->abs_vf_id; | |
1030 | ||
1031 | memset(¶ms, 0, sizeof(struct qed_dmae_params)); | |
1032 | params.flags = QED_DMAE_FLAG_VF_DST; | |
1033 | params.dst_vfid = eng_vf_id; | |
1034 | ||
1035 | qed_dmae_host2host(p_hwfn, p_ptt, mbx->reply_phys + sizeof(u64), | |
1036 | mbx->req_virt->first_tlv.reply_address + | |
1037 | sizeof(u64), | |
1038 | (sizeof(union pfvf_tlvs) - sizeof(u64)) / 4, | |
1039 | ¶ms); | |
1040 | ||
1041 | qed_dmae_host2host(p_hwfn, p_ptt, mbx->reply_phys, | |
1042 | mbx->req_virt->first_tlv.reply_address, | |
1043 | sizeof(u64) / 4, ¶ms); | |
1044 | ||
1045 | REG_WR(p_hwfn, | |
1046 | GTT_BAR0_MAP_REG_USDM_RAM + | |
1047 | USTORM_VF_PF_CHANNEL_READY_OFFSET(eng_vf_id), 1); | |
1048 | } | |
1049 | ||
dacd88d6 YM |
1050 | static u16 qed_iov_vport_to_tlv(struct qed_hwfn *p_hwfn, |
1051 | enum qed_iov_vport_update_flag flag) | |
1052 | { | |
1053 | switch (flag) { | |
1054 | case QED_IOV_VP_UPDATE_ACTIVATE: | |
1055 | return CHANNEL_TLV_VPORT_UPDATE_ACTIVATE; | |
17b235c1 YM |
1056 | case QED_IOV_VP_UPDATE_VLAN_STRIP: |
1057 | return CHANNEL_TLV_VPORT_UPDATE_VLAN_STRIP; | |
1058 | case QED_IOV_VP_UPDATE_TX_SWITCH: | |
1059 | return CHANNEL_TLV_VPORT_UPDATE_TX_SWITCH; | |
dacd88d6 YM |
1060 | case QED_IOV_VP_UPDATE_MCAST: |
1061 | return CHANNEL_TLV_VPORT_UPDATE_MCAST; | |
1062 | case QED_IOV_VP_UPDATE_ACCEPT_PARAM: | |
1063 | return CHANNEL_TLV_VPORT_UPDATE_ACCEPT_PARAM; | |
1064 | case QED_IOV_VP_UPDATE_RSS: | |
1065 | return CHANNEL_TLV_VPORT_UPDATE_RSS; | |
17b235c1 YM |
1066 | case QED_IOV_VP_UPDATE_ACCEPT_ANY_VLAN: |
1067 | return CHANNEL_TLV_VPORT_UPDATE_ACCEPT_ANY_VLAN; | |
1068 | case QED_IOV_VP_UPDATE_SGE_TPA: | |
1069 | return CHANNEL_TLV_VPORT_UPDATE_SGE_TPA; | |
dacd88d6 YM |
1070 | default: |
1071 | return 0; | |
1072 | } | |
1073 | } | |
1074 | ||
1075 | static u16 qed_iov_prep_vp_update_resp_tlvs(struct qed_hwfn *p_hwfn, | |
1076 | struct qed_vf_info *p_vf, | |
1077 | struct qed_iov_vf_mbx *p_mbx, | |
1078 | u8 status, | |
1079 | u16 tlvs_mask, u16 tlvs_accepted) | |
1080 | { | |
1081 | struct pfvf_def_resp_tlv *resp; | |
1082 | u16 size, total_len, i; | |
1083 | ||
1084 | memset(p_mbx->reply_virt, 0, sizeof(union pfvf_tlvs)); | |
1085 | p_mbx->offset = (u8 *)p_mbx->reply_virt; | |
1086 | size = sizeof(struct pfvf_def_resp_tlv); | |
1087 | total_len = size; | |
1088 | ||
1089 | qed_add_tlv(p_hwfn, &p_mbx->offset, CHANNEL_TLV_VPORT_UPDATE, size); | |
1090 | ||
1091 | /* Prepare response for all extended tlvs if they are found by PF */ | |
1092 | for (i = 0; i < QED_IOV_VP_UPDATE_MAX; i++) { | |
1a635e48 | 1093 | if (!(tlvs_mask & BIT(i))) |
dacd88d6 YM |
1094 | continue; |
1095 | ||
1096 | resp = qed_add_tlv(p_hwfn, &p_mbx->offset, | |
1097 | qed_iov_vport_to_tlv(p_hwfn, i), size); | |
1098 | ||
1a635e48 | 1099 | if (tlvs_accepted & BIT(i)) |
dacd88d6 YM |
1100 | resp->hdr.status = status; |
1101 | else | |
1102 | resp->hdr.status = PFVF_STATUS_NOT_SUPPORTED; | |
1103 | ||
1104 | DP_VERBOSE(p_hwfn, | |
1105 | QED_MSG_IOV, | |
1106 | "VF[%d] - vport_update response: TLV %d, status %02x\n", | |
1107 | p_vf->relative_vf_id, | |
1108 | qed_iov_vport_to_tlv(p_hwfn, i), resp->hdr.status); | |
1109 | ||
1110 | total_len += size; | |
1111 | } | |
1112 | ||
1113 | qed_add_tlv(p_hwfn, &p_mbx->offset, CHANNEL_TLV_LIST_END, | |
1114 | sizeof(struct channel_list_end_tlv)); | |
1115 | ||
1116 | return total_len; | |
1117 | } | |
1118 | ||
37bff2b9 YM |
1119 | static void qed_iov_prepare_resp(struct qed_hwfn *p_hwfn, |
1120 | struct qed_ptt *p_ptt, | |
1121 | struct qed_vf_info *vf_info, | |
1122 | u16 type, u16 length, u8 status) | |
1123 | { | |
1124 | struct qed_iov_vf_mbx *mbx = &vf_info->vf_mbx; | |
1125 | ||
1126 | mbx->offset = (u8 *)mbx->reply_virt; | |
1127 | ||
1128 | qed_add_tlv(p_hwfn, &mbx->offset, type, length); | |
1129 | qed_add_tlv(p_hwfn, &mbx->offset, CHANNEL_TLV_LIST_END, | |
1130 | sizeof(struct channel_list_end_tlv)); | |
1131 | ||
1132 | qed_iov_send_response(p_hwfn, p_ptt, vf_info, length, status); | |
1133 | } | |
1134 | ||
0b55e27d YM |
1135 | struct qed_public_vf_info *qed_iov_get_public_vf_info(struct qed_hwfn *p_hwfn, |
1136 | u16 relative_vf_id, | |
1137 | bool b_enabled_only) | |
1138 | { | |
1139 | struct qed_vf_info *vf = NULL; | |
1140 | ||
1141 | vf = qed_iov_get_vf_info(p_hwfn, relative_vf_id, b_enabled_only); | |
1142 | if (!vf) | |
1143 | return NULL; | |
1144 | ||
1145 | return &vf->p_vf_info; | |
1146 | } | |
1147 | ||
1148 | void qed_iov_clean_vf(struct qed_hwfn *p_hwfn, u8 vfid) | |
1149 | { | |
1150 | struct qed_public_vf_info *vf_info; | |
1151 | ||
1152 | vf_info = qed_iov_get_public_vf_info(p_hwfn, vfid, false); | |
1153 | ||
1154 | if (!vf_info) | |
1155 | return; | |
1156 | ||
1157 | /* Clear the VF mac */ | |
1158 | memset(vf_info->mac, 0, ETH_ALEN); | |
1159 | } | |
1160 | ||
1161 | static void qed_iov_vf_cleanup(struct qed_hwfn *p_hwfn, | |
1162 | struct qed_vf_info *p_vf) | |
1163 | { | |
1164 | u32 i; | |
1165 | ||
1166 | p_vf->vf_bulletin = 0; | |
dacd88d6 | 1167 | p_vf->vport_instance = 0; |
08feecd7 | 1168 | p_vf->configured_features = 0; |
0b55e27d YM |
1169 | |
1170 | /* If VF previously requested less resources, go back to default */ | |
1171 | p_vf->num_rxqs = p_vf->num_sbs; | |
1172 | p_vf->num_txqs = p_vf->num_sbs; | |
1173 | ||
dacd88d6 YM |
1174 | p_vf->num_active_rxqs = 0; |
1175 | ||
0b55e27d YM |
1176 | for (i = 0; i < QED_MAX_VF_CHAINS_PER_PF; i++) |
1177 | p_vf->vf_queues[i].rxq_active = 0; | |
1178 | ||
08feecd7 | 1179 | memset(&p_vf->shadow_config, 0, sizeof(p_vf->shadow_config)); |
1fe614d1 | 1180 | memset(&p_vf->acquire, 0, sizeof(p_vf->acquire)); |
0b55e27d YM |
1181 | qed_iov_clean_vf(p_hwfn, p_vf->relative_vf_id); |
1182 | } | |
1183 | ||
1cf2b1a9 YM |
1184 | static u8 qed_iov_vf_mbx_acquire_resc(struct qed_hwfn *p_hwfn, |
1185 | struct qed_ptt *p_ptt, | |
1186 | struct qed_vf_info *p_vf, | |
1187 | struct vf_pf_resc_request *p_req, | |
1188 | struct pf_vf_resc *p_resp) | |
1189 | { | |
1190 | int i; | |
1191 | ||
1192 | /* Queue related information */ | |
1193 | p_resp->num_rxqs = p_vf->num_rxqs; | |
1194 | p_resp->num_txqs = p_vf->num_txqs; | |
1195 | p_resp->num_sbs = p_vf->num_sbs; | |
1196 | ||
1197 | for (i = 0; i < p_resp->num_sbs; i++) { | |
1198 | p_resp->hw_sbs[i].hw_sb_id = p_vf->igu_sbs[i]; | |
1199 | p_resp->hw_sbs[i].sb_qid = 0; | |
1200 | } | |
1201 | ||
1202 | /* These fields are filled for backward compatibility. | |
1203 | * Unused by modern vfs. | |
1204 | */ | |
1205 | for (i = 0; i < p_resp->num_rxqs; i++) { | |
1206 | qed_fw_l2_queue(p_hwfn, p_vf->vf_queues[i].fw_rx_qid, | |
1207 | (u16 *)&p_resp->hw_qid[i]); | |
1208 | p_resp->cid[i] = p_vf->vf_queues[i].fw_cid; | |
1209 | } | |
1210 | ||
1211 | /* Filter related information */ | |
1212 | p_resp->num_mac_filters = min_t(u8, p_vf->num_mac_filters, | |
1213 | p_req->num_mac_filters); | |
1214 | p_resp->num_vlan_filters = min_t(u8, p_vf->num_vlan_filters, | |
1215 | p_req->num_vlan_filters); | |
1216 | ||
1217 | /* This isn't really needed/enforced, but some legacy VFs might depend | |
1218 | * on the correct filling of this field. | |
1219 | */ | |
1220 | p_resp->num_mc_filters = QED_MAX_MC_ADDRS; | |
1221 | ||
1222 | /* Validate sufficient resources for VF */ | |
1223 | if (p_resp->num_rxqs < p_req->num_rxqs || | |
1224 | p_resp->num_txqs < p_req->num_txqs || | |
1225 | p_resp->num_sbs < p_req->num_sbs || | |
1226 | p_resp->num_mac_filters < p_req->num_mac_filters || | |
1227 | p_resp->num_vlan_filters < p_req->num_vlan_filters || | |
1228 | p_resp->num_mc_filters < p_req->num_mc_filters) { | |
1229 | DP_VERBOSE(p_hwfn, | |
1230 | QED_MSG_IOV, | |
1231 | "VF[%d] - Insufficient resources: rxq [%02x/%02x] txq [%02x/%02x] sbs [%02x/%02x] mac [%02x/%02x] vlan [%02x/%02x] mc [%02x/%02x]\n", | |
1232 | p_vf->abs_vf_id, | |
1233 | p_req->num_rxqs, | |
1234 | p_resp->num_rxqs, | |
1235 | p_req->num_rxqs, | |
1236 | p_resp->num_txqs, | |
1237 | p_req->num_sbs, | |
1238 | p_resp->num_sbs, | |
1239 | p_req->num_mac_filters, | |
1240 | p_resp->num_mac_filters, | |
1241 | p_req->num_vlan_filters, | |
1242 | p_resp->num_vlan_filters, | |
1243 | p_req->num_mc_filters, p_resp->num_mc_filters); | |
1244 | return PFVF_STATUS_NO_RESOURCE; | |
1245 | } | |
1246 | ||
1247 | return PFVF_STATUS_SUCCESS; | |
1248 | } | |
1249 | ||
1250 | static void qed_iov_vf_mbx_acquire_stats(struct qed_hwfn *p_hwfn, | |
1251 | struct pfvf_stats_info *p_stats) | |
1252 | { | |
1253 | p_stats->mstats.address = PXP_VF_BAR0_START_MSDM_ZONE_B + | |
1254 | offsetof(struct mstorm_vf_zone, | |
1255 | non_trigger.eth_queue_stat); | |
1256 | p_stats->mstats.len = sizeof(struct eth_mstorm_per_queue_stat); | |
1257 | p_stats->ustats.address = PXP_VF_BAR0_START_USDM_ZONE_B + | |
1258 | offsetof(struct ustorm_vf_zone, | |
1259 | non_trigger.eth_queue_stat); | |
1260 | p_stats->ustats.len = sizeof(struct eth_ustorm_per_queue_stat); | |
1261 | p_stats->pstats.address = PXP_VF_BAR0_START_PSDM_ZONE_B + | |
1262 | offsetof(struct pstorm_vf_zone, | |
1263 | non_trigger.eth_queue_stat); | |
1264 | p_stats->pstats.len = sizeof(struct eth_pstorm_per_queue_stat); | |
1265 | p_stats->tstats.address = 0; | |
1266 | p_stats->tstats.len = 0; | |
1267 | } | |
1268 | ||
1408cc1f YM |
1269 | static void qed_iov_vf_mbx_acquire(struct qed_hwfn *p_hwfn, |
1270 | struct qed_ptt *p_ptt, | |
1271 | struct qed_vf_info *vf) | |
37bff2b9 | 1272 | { |
1408cc1f YM |
1273 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; |
1274 | struct pfvf_acquire_resp_tlv *resp = &mbx->reply_virt->acquire_resp; | |
1275 | struct pf_vf_pfdev_info *pfdev_info = &resp->pfdev_info; | |
1276 | struct vfpf_acquire_tlv *req = &mbx->req_virt->acquire; | |
1cf2b1a9 | 1277 | u8 vfpf_status = PFVF_STATUS_NOT_SUPPORTED; |
1408cc1f | 1278 | struct pf_vf_resc *resc = &resp->resc; |
1fe614d1 YM |
1279 | int rc; |
1280 | ||
1281 | memset(resp, 0, sizeof(*resp)); | |
1408cc1f YM |
1282 | |
1283 | /* Validate FW compatibility */ | |
1fe614d1 | 1284 | if (req->vfdev_info.eth_fp_hsi_major != ETH_HSI_VER_MAJOR) { |
1408cc1f | 1285 | DP_INFO(p_hwfn, |
1fe614d1 | 1286 | "VF[%d] needs fastpath HSI %02x.%02x, which is incompatible with loaded FW's faspath HSI %02x.%02x\n", |
1408cc1f | 1287 | vf->abs_vf_id, |
1fe614d1 YM |
1288 | req->vfdev_info.eth_fp_hsi_major, |
1289 | req->vfdev_info.eth_fp_hsi_minor, | |
1290 | ETH_HSI_VER_MAJOR, ETH_HSI_VER_MINOR); | |
1291 | ||
1292 | /* Write the PF version so that VF would know which version | |
1293 | * is supported. | |
1294 | */ | |
1295 | pfdev_info->major_fp_hsi = ETH_HSI_VER_MAJOR; | |
1296 | pfdev_info->minor_fp_hsi = ETH_HSI_VER_MINOR; | |
1297 | ||
1408cc1f YM |
1298 | goto out; |
1299 | } | |
1300 | ||
1301 | /* On 100g PFs, prevent old VFs from loading */ | |
1302 | if ((p_hwfn->cdev->num_hwfns > 1) && | |
1303 | !(req->vfdev_info.capabilities & VFPF_ACQUIRE_CAP_100G)) { | |
1304 | DP_INFO(p_hwfn, | |
1305 | "VF[%d] is running an old driver that doesn't support 100g\n", | |
1306 | vf->abs_vf_id); | |
1408cc1f YM |
1307 | goto out; |
1308 | } | |
1309 | ||
1fe614d1 YM |
1310 | /* Store the acquire message */ |
1311 | memcpy(&vf->acquire, req, sizeof(vf->acquire)); | |
1408cc1f | 1312 | |
1408cc1f | 1313 | vf->opaque_fid = req->vfdev_info.opaque_fid; |
1408cc1f YM |
1314 | |
1315 | vf->vf_bulletin = req->bulletin_addr; | |
1316 | vf->bulletin.size = (vf->bulletin.size < req->bulletin_size) ? | |
1317 | vf->bulletin.size : req->bulletin_size; | |
1318 | ||
1319 | /* fill in pfdev info */ | |
1320 | pfdev_info->chip_num = p_hwfn->cdev->chip_num; | |
1321 | pfdev_info->db_size = 0; | |
1322 | pfdev_info->indices_per_sb = PIS_PER_SB; | |
1323 | ||
1324 | pfdev_info->capabilities = PFVF_ACQUIRE_CAP_DEFAULT_UNTAGGED | | |
1325 | PFVF_ACQUIRE_CAP_POST_FW_OVERRIDE; | |
1326 | if (p_hwfn->cdev->num_hwfns > 1) | |
1327 | pfdev_info->capabilities |= PFVF_ACQUIRE_CAP_100G; | |
1328 | ||
1cf2b1a9 | 1329 | qed_iov_vf_mbx_acquire_stats(p_hwfn, &pfdev_info->stats_info); |
1408cc1f YM |
1330 | |
1331 | memcpy(pfdev_info->port_mac, p_hwfn->hw_info.hw_mac_addr, ETH_ALEN); | |
1332 | ||
1333 | pfdev_info->fw_major = FW_MAJOR_VERSION; | |
1334 | pfdev_info->fw_minor = FW_MINOR_VERSION; | |
1335 | pfdev_info->fw_rev = FW_REVISION_VERSION; | |
1336 | pfdev_info->fw_eng = FW_ENGINEERING_VERSION; | |
1a635e48 | 1337 | pfdev_info->minor_fp_hsi = min_t(u8, ETH_HSI_VER_MINOR, |
1fe614d1 | 1338 | req->vfdev_info.eth_fp_hsi_minor); |
1408cc1f YM |
1339 | pfdev_info->os_type = VFPF_ACQUIRE_OS_LINUX; |
1340 | qed_mcp_get_mfw_ver(p_hwfn, p_ptt, &pfdev_info->mfw_ver, NULL); | |
1341 | ||
1342 | pfdev_info->dev_type = p_hwfn->cdev->type; | |
1343 | pfdev_info->chip_rev = p_hwfn->cdev->chip_rev; | |
1344 | ||
1cf2b1a9 YM |
1345 | /* Fill resources available to VF; Make sure there are enough to |
1346 | * satisfy the VF's request. | |
1408cc1f | 1347 | */ |
1cf2b1a9 YM |
1348 | vfpf_status = qed_iov_vf_mbx_acquire_resc(p_hwfn, p_ptt, vf, |
1349 | &req->resc_request, resc); | |
1350 | if (vfpf_status != PFVF_STATUS_SUCCESS) | |
1351 | goto out; | |
1408cc1f | 1352 | |
1fe614d1 YM |
1353 | /* Start the VF in FW */ |
1354 | rc = qed_sp_vf_start(p_hwfn, vf); | |
1355 | if (rc) { | |
1356 | DP_NOTICE(p_hwfn, "Failed to start VF[%02x]\n", vf->abs_vf_id); | |
1357 | vfpf_status = PFVF_STATUS_FAILURE; | |
1358 | goto out; | |
1359 | } | |
1360 | ||
1408cc1f YM |
1361 | /* Fill agreed size of bulletin board in response */ |
1362 | resp->bulletin_size = vf->bulletin.size; | |
36558c3d | 1363 | qed_iov_post_vf_bulletin(p_hwfn, vf->relative_vf_id, p_ptt); |
1408cc1f YM |
1364 | |
1365 | DP_VERBOSE(p_hwfn, | |
1366 | QED_MSG_IOV, | |
1367 | "VF[%d] ACQUIRE_RESPONSE: pfdev_info- chip_num=0x%x, db_size=%d, idx_per_sb=%d, pf_cap=0x%llx\n" | |
1368 | "resources- n_rxq-%d, n_txq-%d, n_sbs-%d, n_macs-%d, n_vlans-%d\n", | |
1369 | vf->abs_vf_id, | |
1370 | resp->pfdev_info.chip_num, | |
1371 | resp->pfdev_info.db_size, | |
1372 | resp->pfdev_info.indices_per_sb, | |
1373 | resp->pfdev_info.capabilities, | |
1374 | resc->num_rxqs, | |
1375 | resc->num_txqs, | |
1376 | resc->num_sbs, | |
1377 | resc->num_mac_filters, | |
1378 | resc->num_vlan_filters); | |
1379 | vf->state = VF_ACQUIRED; | |
1380 | ||
1381 | /* Prepare Response */ | |
1382 | out: | |
1383 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_ACQUIRE, | |
1384 | sizeof(struct pfvf_acquire_resp_tlv), vfpf_status); | |
37bff2b9 YM |
1385 | } |
1386 | ||
6ddc7608 YM |
1387 | static int __qed_iov_spoofchk_set(struct qed_hwfn *p_hwfn, |
1388 | struct qed_vf_info *p_vf, bool val) | |
1389 | { | |
1390 | struct qed_sp_vport_update_params params; | |
1391 | int rc; | |
1392 | ||
1393 | if (val == p_vf->spoof_chk) { | |
1394 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
1395 | "Spoofchk value[%d] is already configured\n", val); | |
1396 | return 0; | |
1397 | } | |
1398 | ||
1399 | memset(¶ms, 0, sizeof(struct qed_sp_vport_update_params)); | |
1400 | params.opaque_fid = p_vf->opaque_fid; | |
1401 | params.vport_id = p_vf->vport_id; | |
1402 | params.update_anti_spoofing_en_flg = 1; | |
1403 | params.anti_spoofing_en = val; | |
1404 | ||
1405 | rc = qed_sp_vport_update(p_hwfn, ¶ms, QED_SPQ_MODE_EBLOCK, NULL); | |
cb1fa088 | 1406 | if (!rc) { |
6ddc7608 YM |
1407 | p_vf->spoof_chk = val; |
1408 | p_vf->req_spoofchk_val = p_vf->spoof_chk; | |
1409 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
1410 | "Spoofchk val[%d] configured\n", val); | |
1411 | } else { | |
1412 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
1413 | "Spoofchk configuration[val:%d] failed for VF[%d]\n", | |
1414 | val, p_vf->relative_vf_id); | |
1415 | } | |
1416 | ||
1417 | return rc; | |
1418 | } | |
1419 | ||
08feecd7 YM |
1420 | static int qed_iov_reconfigure_unicast_vlan(struct qed_hwfn *p_hwfn, |
1421 | struct qed_vf_info *p_vf) | |
1422 | { | |
1423 | struct qed_filter_ucast filter; | |
1424 | int rc = 0; | |
1425 | int i; | |
1426 | ||
1427 | memset(&filter, 0, sizeof(filter)); | |
1428 | filter.is_rx_filter = 1; | |
1429 | filter.is_tx_filter = 1; | |
1430 | filter.vport_to_add_to = p_vf->vport_id; | |
1431 | filter.opcode = QED_FILTER_ADD; | |
1432 | ||
1433 | /* Reconfigure vlans */ | |
1434 | for (i = 0; i < QED_ETH_VF_NUM_VLAN_FILTERS + 1; i++) { | |
1435 | if (!p_vf->shadow_config.vlans[i].used) | |
1436 | continue; | |
1437 | ||
1438 | filter.type = QED_FILTER_VLAN; | |
1439 | filter.vlan = p_vf->shadow_config.vlans[i].vid; | |
1a635e48 | 1440 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, |
08feecd7 YM |
1441 | "Reconfiguring VLAN [0x%04x] for VF [%04x]\n", |
1442 | filter.vlan, p_vf->relative_vf_id); | |
1a635e48 YM |
1443 | rc = qed_sp_eth_filter_ucast(p_hwfn, p_vf->opaque_fid, |
1444 | &filter, QED_SPQ_MODE_CB, NULL); | |
08feecd7 YM |
1445 | if (rc) { |
1446 | DP_NOTICE(p_hwfn, | |
1447 | "Failed to configure VLAN [%04x] to VF [%04x]\n", | |
1448 | filter.vlan, p_vf->relative_vf_id); | |
1449 | break; | |
1450 | } | |
1451 | } | |
1452 | ||
1453 | return rc; | |
1454 | } | |
1455 | ||
1456 | static int | |
1457 | qed_iov_reconfigure_unicast_shadow(struct qed_hwfn *p_hwfn, | |
1458 | struct qed_vf_info *p_vf, u64 events) | |
1459 | { | |
1460 | int rc = 0; | |
1461 | ||
1a635e48 | 1462 | if ((events & BIT(VLAN_ADDR_FORCED)) && |
08feecd7 YM |
1463 | !(p_vf->configured_features & (1 << VLAN_ADDR_FORCED))) |
1464 | rc = qed_iov_reconfigure_unicast_vlan(p_hwfn, p_vf); | |
1465 | ||
1466 | return rc; | |
1467 | } | |
1468 | ||
1469 | static int qed_iov_configure_vport_forced(struct qed_hwfn *p_hwfn, | |
1470 | struct qed_vf_info *p_vf, u64 events) | |
1471 | { | |
1472 | int rc = 0; | |
1473 | struct qed_filter_ucast filter; | |
1474 | ||
1475 | if (!p_vf->vport_instance) | |
1476 | return -EINVAL; | |
1477 | ||
1a635e48 | 1478 | if (events & BIT(MAC_ADDR_FORCED)) { |
eff16960 YM |
1479 | /* Since there's no way [currently] of removing the MAC, |
1480 | * we can always assume this means we need to force it. | |
1481 | */ | |
1482 | memset(&filter, 0, sizeof(filter)); | |
1483 | filter.type = QED_FILTER_MAC; | |
1484 | filter.opcode = QED_FILTER_REPLACE; | |
1485 | filter.is_rx_filter = 1; | |
1486 | filter.is_tx_filter = 1; | |
1487 | filter.vport_to_add_to = p_vf->vport_id; | |
1488 | ether_addr_copy(filter.mac, p_vf->bulletin.p_virt->mac); | |
1489 | ||
1490 | rc = qed_sp_eth_filter_ucast(p_hwfn, p_vf->opaque_fid, | |
1491 | &filter, QED_SPQ_MODE_CB, NULL); | |
1492 | if (rc) { | |
1493 | DP_NOTICE(p_hwfn, | |
1494 | "PF failed to configure MAC for VF\n"); | |
1495 | return rc; | |
1496 | } | |
1497 | ||
1498 | p_vf->configured_features |= 1 << MAC_ADDR_FORCED; | |
1499 | } | |
1500 | ||
1a635e48 | 1501 | if (events & BIT(VLAN_ADDR_FORCED)) { |
08feecd7 YM |
1502 | struct qed_sp_vport_update_params vport_update; |
1503 | u8 removal; | |
1504 | int i; | |
1505 | ||
1506 | memset(&filter, 0, sizeof(filter)); | |
1507 | filter.type = QED_FILTER_VLAN; | |
1508 | filter.is_rx_filter = 1; | |
1509 | filter.is_tx_filter = 1; | |
1510 | filter.vport_to_add_to = p_vf->vport_id; | |
1511 | filter.vlan = p_vf->bulletin.p_virt->pvid; | |
1512 | filter.opcode = filter.vlan ? QED_FILTER_REPLACE : | |
1513 | QED_FILTER_FLUSH; | |
1514 | ||
1515 | /* Send the ramrod */ | |
1516 | rc = qed_sp_eth_filter_ucast(p_hwfn, p_vf->opaque_fid, | |
1517 | &filter, QED_SPQ_MODE_CB, NULL); | |
1518 | if (rc) { | |
1519 | DP_NOTICE(p_hwfn, | |
1520 | "PF failed to configure VLAN for VF\n"); | |
1521 | return rc; | |
1522 | } | |
1523 | ||
1524 | /* Update the default-vlan & silent vlan stripping */ | |
1525 | memset(&vport_update, 0, sizeof(vport_update)); | |
1526 | vport_update.opaque_fid = p_vf->opaque_fid; | |
1527 | vport_update.vport_id = p_vf->vport_id; | |
1528 | vport_update.update_default_vlan_enable_flg = 1; | |
1529 | vport_update.default_vlan_enable_flg = filter.vlan ? 1 : 0; | |
1530 | vport_update.update_default_vlan_flg = 1; | |
1531 | vport_update.default_vlan = filter.vlan; | |
1532 | ||
1533 | vport_update.update_inner_vlan_removal_flg = 1; | |
1534 | removal = filter.vlan ? 1 | |
1535 | : p_vf->shadow_config.inner_vlan_removal; | |
1536 | vport_update.inner_vlan_removal_flg = removal; | |
1537 | vport_update.silent_vlan_removal_flg = filter.vlan ? 1 : 0; | |
1538 | rc = qed_sp_vport_update(p_hwfn, | |
1539 | &vport_update, | |
1540 | QED_SPQ_MODE_EBLOCK, NULL); | |
1541 | if (rc) { | |
1542 | DP_NOTICE(p_hwfn, | |
1543 | "PF failed to configure VF vport for vlan\n"); | |
1544 | return rc; | |
1545 | } | |
1546 | ||
1547 | /* Update all the Rx queues */ | |
1548 | for (i = 0; i < QED_MAX_VF_CHAINS_PER_PF; i++) { | |
1549 | u16 qid; | |
1550 | ||
1551 | if (!p_vf->vf_queues[i].rxq_active) | |
1552 | continue; | |
1553 | ||
1554 | qid = p_vf->vf_queues[i].fw_rx_qid; | |
1555 | ||
1556 | rc = qed_sp_eth_rx_queues_update(p_hwfn, qid, | |
1557 | 1, 0, 1, | |
1558 | QED_SPQ_MODE_EBLOCK, | |
1559 | NULL); | |
1560 | if (rc) { | |
1561 | DP_NOTICE(p_hwfn, | |
1562 | "Failed to send Rx update fo queue[0x%04x]\n", | |
1563 | qid); | |
1564 | return rc; | |
1565 | } | |
1566 | } | |
1567 | ||
1568 | if (filter.vlan) | |
1569 | p_vf->configured_features |= 1 << VLAN_ADDR_FORCED; | |
1570 | else | |
1a635e48 | 1571 | p_vf->configured_features &= ~BIT(VLAN_ADDR_FORCED); |
08feecd7 YM |
1572 | } |
1573 | ||
1574 | /* If forced features are terminated, we need to configure the shadow | |
1575 | * configuration back again. | |
1576 | */ | |
1577 | if (events) | |
1578 | qed_iov_reconfigure_unicast_shadow(p_hwfn, p_vf, events); | |
1579 | ||
1580 | return rc; | |
1581 | } | |
1582 | ||
dacd88d6 YM |
1583 | static void qed_iov_vf_mbx_start_vport(struct qed_hwfn *p_hwfn, |
1584 | struct qed_ptt *p_ptt, | |
1585 | struct qed_vf_info *vf) | |
1586 | { | |
1587 | struct qed_sp_vport_start_params params = { 0 }; | |
1588 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; | |
1589 | struct vfpf_vport_start_tlv *start; | |
1590 | u8 status = PFVF_STATUS_SUCCESS; | |
1591 | struct qed_vf_info *vf_info; | |
08feecd7 | 1592 | u64 *p_bitmap; |
dacd88d6 YM |
1593 | int sb_id; |
1594 | int rc; | |
1595 | ||
1596 | vf_info = qed_iov_get_vf_info(p_hwfn, (u16) vf->relative_vf_id, true); | |
1597 | if (!vf_info) { | |
1598 | DP_NOTICE(p_hwfn->cdev, | |
1599 | "Failed to get VF info, invalid vfid [%d]\n", | |
1600 | vf->relative_vf_id); | |
1601 | return; | |
1602 | } | |
1603 | ||
1604 | vf->state = VF_ENABLED; | |
1605 | start = &mbx->req_virt->start_vport; | |
1606 | ||
1607 | /* Initialize Status block in CAU */ | |
1608 | for (sb_id = 0; sb_id < vf->num_sbs; sb_id++) { | |
1609 | if (!start->sb_addr[sb_id]) { | |
1610 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
1611 | "VF[%d] did not fill the address of SB %d\n", | |
1612 | vf->relative_vf_id, sb_id); | |
1613 | break; | |
1614 | } | |
1615 | ||
1616 | qed_int_cau_conf_sb(p_hwfn, p_ptt, | |
1617 | start->sb_addr[sb_id], | |
1a635e48 | 1618 | vf->igu_sbs[sb_id], vf->abs_vf_id, 1); |
dacd88d6 YM |
1619 | } |
1620 | qed_iov_enable_vf_traffic(p_hwfn, p_ptt, vf); | |
1621 | ||
1622 | vf->mtu = start->mtu; | |
08feecd7 YM |
1623 | vf->shadow_config.inner_vlan_removal = start->inner_vlan_removal; |
1624 | ||
1625 | /* Take into consideration configuration forced by hypervisor; | |
1626 | * If none is configured, use the supplied VF values [for old | |
1627 | * vfs that would still be fine, since they passed '0' as padding]. | |
1628 | */ | |
1629 | p_bitmap = &vf_info->bulletin.p_virt->valid_bitmap; | |
1a635e48 | 1630 | if (!(*p_bitmap & BIT(VFPF_BULLETIN_UNTAGGED_DEFAULT_FORCED))) { |
08feecd7 YM |
1631 | u8 vf_req = start->only_untagged; |
1632 | ||
1633 | vf_info->bulletin.p_virt->default_only_untagged = vf_req; | |
1634 | *p_bitmap |= 1 << VFPF_BULLETIN_UNTAGGED_DEFAULT; | |
1635 | } | |
dacd88d6 YM |
1636 | |
1637 | params.tpa_mode = start->tpa_mode; | |
1638 | params.remove_inner_vlan = start->inner_vlan_removal; | |
831bfb0e | 1639 | params.tx_switching = true; |
dacd88d6 | 1640 | |
08feecd7 | 1641 | params.only_untagged = vf_info->bulletin.p_virt->default_only_untagged; |
dacd88d6 YM |
1642 | params.drop_ttl0 = false; |
1643 | params.concrete_fid = vf->concrete_fid; | |
1644 | params.opaque_fid = vf->opaque_fid; | |
1645 | params.vport_id = vf->vport_id; | |
1646 | params.max_buffers_per_cqe = start->max_buffers_per_cqe; | |
1647 | params.mtu = vf->mtu; | |
1648 | ||
1649 | rc = qed_sp_eth_vport_start(p_hwfn, ¶ms); | |
1a635e48 | 1650 | if (rc) { |
dacd88d6 YM |
1651 | DP_ERR(p_hwfn, |
1652 | "qed_iov_vf_mbx_start_vport returned error %d\n", rc); | |
1653 | status = PFVF_STATUS_FAILURE; | |
1654 | } else { | |
1655 | vf->vport_instance++; | |
08feecd7 YM |
1656 | |
1657 | /* Force configuration if needed on the newly opened vport */ | |
1658 | qed_iov_configure_vport_forced(p_hwfn, vf, *p_bitmap); | |
6ddc7608 YM |
1659 | |
1660 | __qed_iov_spoofchk_set(p_hwfn, vf, vf->req_spoofchk_val); | |
dacd88d6 YM |
1661 | } |
1662 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_VPORT_START, | |
1663 | sizeof(struct pfvf_def_resp_tlv), status); | |
1664 | } | |
1665 | ||
1666 | static void qed_iov_vf_mbx_stop_vport(struct qed_hwfn *p_hwfn, | |
1667 | struct qed_ptt *p_ptt, | |
1668 | struct qed_vf_info *vf) | |
1669 | { | |
1670 | u8 status = PFVF_STATUS_SUCCESS; | |
1671 | int rc; | |
1672 | ||
1673 | vf->vport_instance--; | |
6ddc7608 | 1674 | vf->spoof_chk = false; |
dacd88d6 YM |
1675 | |
1676 | rc = qed_sp_vport_stop(p_hwfn, vf->opaque_fid, vf->vport_id); | |
1a635e48 | 1677 | if (rc) { |
dacd88d6 YM |
1678 | DP_ERR(p_hwfn, "qed_iov_vf_mbx_stop_vport returned error %d\n", |
1679 | rc); | |
1680 | status = PFVF_STATUS_FAILURE; | |
1681 | } | |
1682 | ||
08feecd7 YM |
1683 | /* Forget the configuration on the vport */ |
1684 | vf->configured_features = 0; | |
1685 | memset(&vf->shadow_config, 0, sizeof(vf->shadow_config)); | |
1686 | ||
dacd88d6 YM |
1687 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_VPORT_TEARDOWN, |
1688 | sizeof(struct pfvf_def_resp_tlv), status); | |
1689 | } | |
1690 | ||
dacd88d6 YM |
1691 | static void qed_iov_vf_mbx_start_rxq_resp(struct qed_hwfn *p_hwfn, |
1692 | struct qed_ptt *p_ptt, | |
1693 | struct qed_vf_info *vf, u8 status) | |
1694 | { | |
1695 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; | |
1696 | struct pfvf_start_queue_resp_tlv *p_tlv; | |
1697 | struct vfpf_start_rxq_tlv *req; | |
1698 | ||
1699 | mbx->offset = (u8 *)mbx->reply_virt; | |
1700 | ||
1701 | p_tlv = qed_add_tlv(p_hwfn, &mbx->offset, CHANNEL_TLV_START_RXQ, | |
1702 | sizeof(*p_tlv)); | |
1703 | qed_add_tlv(p_hwfn, &mbx->offset, CHANNEL_TLV_LIST_END, | |
1704 | sizeof(struct channel_list_end_tlv)); | |
1705 | ||
1706 | /* Update the TLV with the response */ | |
1707 | if (status == PFVF_STATUS_SUCCESS) { | |
dacd88d6 | 1708 | req = &mbx->req_virt->start_rxq; |
351a4ded YM |
1709 | p_tlv->offset = PXP_VF_BAR0_START_MSDM_ZONE_B + |
1710 | offsetof(struct mstorm_vf_zone, | |
1711 | non_trigger.eth_rx_queue_producers) + | |
1712 | sizeof(struct eth_rx_prod_data) * req->rx_qid; | |
dacd88d6 YM |
1713 | } |
1714 | ||
1715 | qed_iov_send_response(p_hwfn, p_ptt, vf, sizeof(*p_tlv), status); | |
1716 | } | |
1717 | ||
1718 | static void qed_iov_vf_mbx_start_rxq(struct qed_hwfn *p_hwfn, | |
1719 | struct qed_ptt *p_ptt, | |
1720 | struct qed_vf_info *vf) | |
1721 | { | |
1722 | struct qed_queue_start_common_params params; | |
1723 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; | |
41086467 | 1724 | u8 status = PFVF_STATUS_NO_RESOURCE; |
dacd88d6 YM |
1725 | struct vfpf_start_rxq_tlv *req; |
1726 | int rc; | |
1727 | ||
1728 | memset(¶ms, 0, sizeof(params)); | |
1729 | req = &mbx->req_virt->start_rxq; | |
41086467 YM |
1730 | |
1731 | if (!qed_iov_validate_rxq(p_hwfn, vf, req->rx_qid) || | |
1732 | !qed_iov_validate_sb(p_hwfn, vf, req->hw_sb)) | |
1733 | goto out; | |
1734 | ||
dacd88d6 | 1735 | params.queue_id = vf->vf_queues[req->rx_qid].fw_rx_qid; |
351a4ded | 1736 | params.vf_qid = req->rx_qid; |
dacd88d6 YM |
1737 | params.vport_id = vf->vport_id; |
1738 | params.sb = req->hw_sb; | |
1739 | params.sb_idx = req->sb_index; | |
1740 | ||
1741 | rc = qed_sp_eth_rxq_start_ramrod(p_hwfn, vf->opaque_fid, | |
1742 | vf->vf_queues[req->rx_qid].fw_cid, | |
1743 | ¶ms, | |
1744 | vf->abs_vf_id + 0x10, | |
1745 | req->bd_max_bytes, | |
1746 | req->rxq_addr, | |
1747 | req->cqe_pbl_addr, req->cqe_pbl_size); | |
1748 | ||
1749 | if (rc) { | |
1750 | status = PFVF_STATUS_FAILURE; | |
1751 | } else { | |
41086467 | 1752 | status = PFVF_STATUS_SUCCESS; |
dacd88d6 YM |
1753 | vf->vf_queues[req->rx_qid].rxq_active = true; |
1754 | vf->num_active_rxqs++; | |
1755 | } | |
1756 | ||
41086467 | 1757 | out: |
dacd88d6 YM |
1758 | qed_iov_vf_mbx_start_rxq_resp(p_hwfn, p_ptt, vf, status); |
1759 | } | |
1760 | ||
5040acf5 YM |
1761 | static void qed_iov_vf_mbx_start_txq_resp(struct qed_hwfn *p_hwfn, |
1762 | struct qed_ptt *p_ptt, | |
1763 | struct qed_vf_info *p_vf, u8 status) | |
1764 | { | |
1765 | struct qed_iov_vf_mbx *mbx = &p_vf->vf_mbx; | |
1766 | struct pfvf_start_queue_resp_tlv *p_tlv; | |
1767 | ||
1768 | mbx->offset = (u8 *)mbx->reply_virt; | |
1769 | ||
1770 | p_tlv = qed_add_tlv(p_hwfn, &mbx->offset, CHANNEL_TLV_START_TXQ, | |
1771 | sizeof(*p_tlv)); | |
1772 | qed_add_tlv(p_hwfn, &mbx->offset, CHANNEL_TLV_LIST_END, | |
1773 | sizeof(struct channel_list_end_tlv)); | |
1774 | ||
1775 | /* Update the TLV with the response */ | |
1776 | if (status == PFVF_STATUS_SUCCESS) { | |
1777 | u16 qid = mbx->req_virt->start_txq.tx_qid; | |
1778 | ||
1779 | p_tlv->offset = qed_db_addr(p_vf->vf_queues[qid].fw_cid, | |
1780 | DQ_DEMS_LEGACY); | |
1781 | } | |
1782 | ||
1783 | qed_iov_send_response(p_hwfn, p_ptt, p_vf, sizeof(*p_tlv), status); | |
1784 | } | |
1785 | ||
dacd88d6 YM |
1786 | static void qed_iov_vf_mbx_start_txq(struct qed_hwfn *p_hwfn, |
1787 | struct qed_ptt *p_ptt, | |
1788 | struct qed_vf_info *vf) | |
1789 | { | |
dacd88d6 YM |
1790 | struct qed_queue_start_common_params params; |
1791 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; | |
41086467 | 1792 | u8 status = PFVF_STATUS_NO_RESOURCE; |
dacd88d6 | 1793 | union qed_qm_pq_params pq_params; |
dacd88d6 YM |
1794 | struct vfpf_start_txq_tlv *req; |
1795 | int rc; | |
1796 | ||
1797 | /* Prepare the parameters which would choose the right PQ */ | |
1798 | memset(&pq_params, 0, sizeof(pq_params)); | |
1799 | pq_params.eth.is_vf = 1; | |
1800 | pq_params.eth.vf_id = vf->relative_vf_id; | |
1801 | ||
1802 | memset(¶ms, 0, sizeof(params)); | |
1803 | req = &mbx->req_virt->start_txq; | |
41086467 YM |
1804 | |
1805 | if (!qed_iov_validate_txq(p_hwfn, vf, req->tx_qid) || | |
1806 | !qed_iov_validate_sb(p_hwfn, vf, req->hw_sb)) | |
1807 | goto out; | |
1808 | ||
dacd88d6 YM |
1809 | params.queue_id = vf->vf_queues[req->tx_qid].fw_tx_qid; |
1810 | params.vport_id = vf->vport_id; | |
1811 | params.sb = req->hw_sb; | |
1812 | params.sb_idx = req->sb_index; | |
1813 | ||
1814 | rc = qed_sp_eth_txq_start_ramrod(p_hwfn, | |
1815 | vf->opaque_fid, | |
1816 | vf->vf_queues[req->tx_qid].fw_cid, | |
1817 | ¶ms, | |
1818 | vf->abs_vf_id + 0x10, | |
1819 | req->pbl_addr, | |
1820 | req->pbl_size, &pq_params); | |
1821 | ||
41086467 | 1822 | if (rc) { |
dacd88d6 | 1823 | status = PFVF_STATUS_FAILURE; |
41086467 YM |
1824 | } else { |
1825 | status = PFVF_STATUS_SUCCESS; | |
dacd88d6 | 1826 | vf->vf_queues[req->tx_qid].txq_active = true; |
41086467 | 1827 | } |
dacd88d6 | 1828 | |
41086467 | 1829 | out: |
5040acf5 | 1830 | qed_iov_vf_mbx_start_txq_resp(p_hwfn, p_ptt, vf, status); |
dacd88d6 YM |
1831 | } |
1832 | ||
1833 | static int qed_iov_vf_stop_rxqs(struct qed_hwfn *p_hwfn, | |
1834 | struct qed_vf_info *vf, | |
1835 | u16 rxq_id, u8 num_rxqs, bool cqe_completion) | |
1836 | { | |
1837 | int rc = 0; | |
1838 | int qid; | |
1839 | ||
1840 | if (rxq_id + num_rxqs > ARRAY_SIZE(vf->vf_queues)) | |
1841 | return -EINVAL; | |
1842 | ||
1843 | for (qid = rxq_id; qid < rxq_id + num_rxqs; qid++) { | |
1844 | if (vf->vf_queues[qid].rxq_active) { | |
1845 | rc = qed_sp_eth_rx_queue_stop(p_hwfn, | |
1846 | vf->vf_queues[qid]. | |
1847 | fw_rx_qid, false, | |
1848 | cqe_completion); | |
1849 | ||
1850 | if (rc) | |
1851 | return rc; | |
1852 | } | |
1853 | vf->vf_queues[qid].rxq_active = false; | |
1854 | vf->num_active_rxqs--; | |
1855 | } | |
1856 | ||
1857 | return rc; | |
1858 | } | |
1859 | ||
1860 | static int qed_iov_vf_stop_txqs(struct qed_hwfn *p_hwfn, | |
1861 | struct qed_vf_info *vf, u16 txq_id, u8 num_txqs) | |
1862 | { | |
1863 | int rc = 0; | |
1864 | int qid; | |
1865 | ||
1866 | if (txq_id + num_txqs > ARRAY_SIZE(vf->vf_queues)) | |
1867 | return -EINVAL; | |
1868 | ||
1869 | for (qid = txq_id; qid < txq_id + num_txqs; qid++) { | |
1870 | if (vf->vf_queues[qid].txq_active) { | |
1871 | rc = qed_sp_eth_tx_queue_stop(p_hwfn, | |
1872 | vf->vf_queues[qid]. | |
1873 | fw_tx_qid); | |
1874 | ||
1875 | if (rc) | |
1876 | return rc; | |
1877 | } | |
1878 | vf->vf_queues[qid].txq_active = false; | |
1879 | } | |
1880 | return rc; | |
1881 | } | |
1882 | ||
1883 | static void qed_iov_vf_mbx_stop_rxqs(struct qed_hwfn *p_hwfn, | |
1884 | struct qed_ptt *p_ptt, | |
1885 | struct qed_vf_info *vf) | |
1886 | { | |
1887 | u16 length = sizeof(struct pfvf_def_resp_tlv); | |
1888 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; | |
1889 | u8 status = PFVF_STATUS_SUCCESS; | |
1890 | struct vfpf_stop_rxqs_tlv *req; | |
1891 | int rc; | |
1892 | ||
1893 | /* We give the option of starting from qid != 0, in this case we | |
1894 | * need to make sure that qid + num_qs doesn't exceed the actual | |
1895 | * amount of queues that exist. | |
1896 | */ | |
1897 | req = &mbx->req_virt->stop_rxqs; | |
1898 | rc = qed_iov_vf_stop_rxqs(p_hwfn, vf, req->rx_qid, | |
1899 | req->num_rxqs, req->cqe_completion); | |
1900 | if (rc) | |
1901 | status = PFVF_STATUS_FAILURE; | |
1902 | ||
1903 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_STOP_RXQS, | |
1904 | length, status); | |
1905 | } | |
1906 | ||
1907 | static void qed_iov_vf_mbx_stop_txqs(struct qed_hwfn *p_hwfn, | |
1908 | struct qed_ptt *p_ptt, | |
1909 | struct qed_vf_info *vf) | |
1910 | { | |
1911 | u16 length = sizeof(struct pfvf_def_resp_tlv); | |
1912 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; | |
1913 | u8 status = PFVF_STATUS_SUCCESS; | |
1914 | struct vfpf_stop_txqs_tlv *req; | |
1915 | int rc; | |
1916 | ||
1917 | /* We give the option of starting from qid != 0, in this case we | |
1918 | * need to make sure that qid + num_qs doesn't exceed the actual | |
1919 | * amount of queues that exist. | |
1920 | */ | |
1921 | req = &mbx->req_virt->stop_txqs; | |
1922 | rc = qed_iov_vf_stop_txqs(p_hwfn, vf, req->tx_qid, req->num_txqs); | |
1923 | if (rc) | |
1924 | status = PFVF_STATUS_FAILURE; | |
1925 | ||
1926 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_STOP_TXQS, | |
1927 | length, status); | |
1928 | } | |
1929 | ||
17b235c1 YM |
1930 | static void qed_iov_vf_mbx_update_rxqs(struct qed_hwfn *p_hwfn, |
1931 | struct qed_ptt *p_ptt, | |
1932 | struct qed_vf_info *vf) | |
1933 | { | |
1934 | u16 length = sizeof(struct pfvf_def_resp_tlv); | |
1935 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; | |
1936 | struct vfpf_update_rxq_tlv *req; | |
1937 | u8 status = PFVF_STATUS_SUCCESS; | |
1938 | u8 complete_event_flg; | |
1939 | u8 complete_cqe_flg; | |
1940 | u16 qid; | |
1941 | int rc; | |
1942 | u8 i; | |
1943 | ||
1944 | req = &mbx->req_virt->update_rxq; | |
1945 | complete_cqe_flg = !!(req->flags & VFPF_RXQ_UPD_COMPLETE_CQE_FLAG); | |
1946 | complete_event_flg = !!(req->flags & VFPF_RXQ_UPD_COMPLETE_EVENT_FLAG); | |
1947 | ||
1948 | for (i = 0; i < req->num_rxqs; i++) { | |
1949 | qid = req->rx_qid + i; | |
1950 | ||
1951 | if (!vf->vf_queues[qid].rxq_active) { | |
1952 | DP_NOTICE(p_hwfn, "VF rx_qid = %d isn`t active!\n", | |
1953 | qid); | |
1954 | status = PFVF_STATUS_FAILURE; | |
1955 | break; | |
1956 | } | |
1957 | ||
1958 | rc = qed_sp_eth_rx_queues_update(p_hwfn, | |
1959 | vf->vf_queues[qid].fw_rx_qid, | |
1960 | 1, | |
1961 | complete_cqe_flg, | |
1962 | complete_event_flg, | |
1963 | QED_SPQ_MODE_EBLOCK, NULL); | |
1964 | ||
1965 | if (rc) { | |
1966 | status = PFVF_STATUS_FAILURE; | |
1967 | break; | |
1968 | } | |
1969 | } | |
1970 | ||
1971 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_UPDATE_RXQ, | |
1972 | length, status); | |
1973 | } | |
1974 | ||
dacd88d6 YM |
1975 | void *qed_iov_search_list_tlvs(struct qed_hwfn *p_hwfn, |
1976 | void *p_tlvs_list, u16 req_type) | |
1977 | { | |
1978 | struct channel_tlv *p_tlv = (struct channel_tlv *)p_tlvs_list; | |
1979 | int len = 0; | |
1980 | ||
1981 | do { | |
1982 | if (!p_tlv->length) { | |
1983 | DP_NOTICE(p_hwfn, "Zero length TLV found\n"); | |
1984 | return NULL; | |
1985 | } | |
1986 | ||
1987 | if (p_tlv->type == req_type) { | |
1988 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
1989 | "Extended tlv type %d, length %d found\n", | |
1990 | p_tlv->type, p_tlv->length); | |
1991 | return p_tlv; | |
1992 | } | |
1993 | ||
1994 | len += p_tlv->length; | |
1995 | p_tlv = (struct channel_tlv *)((u8 *)p_tlv + p_tlv->length); | |
1996 | ||
1997 | if ((len + p_tlv->length) > TLV_BUFFER_SIZE) { | |
1998 | DP_NOTICE(p_hwfn, "TLVs has overrun the buffer size\n"); | |
1999 | return NULL; | |
2000 | } | |
2001 | } while (p_tlv->type != CHANNEL_TLV_LIST_END); | |
2002 | ||
2003 | return NULL; | |
2004 | } | |
2005 | ||
2006 | static void | |
2007 | qed_iov_vp_update_act_param(struct qed_hwfn *p_hwfn, | |
2008 | struct qed_sp_vport_update_params *p_data, | |
2009 | struct qed_iov_vf_mbx *p_mbx, u16 *tlvs_mask) | |
2010 | { | |
2011 | struct vfpf_vport_update_activate_tlv *p_act_tlv; | |
2012 | u16 tlv = CHANNEL_TLV_VPORT_UPDATE_ACTIVATE; | |
2013 | ||
2014 | p_act_tlv = (struct vfpf_vport_update_activate_tlv *) | |
2015 | qed_iov_search_list_tlvs(p_hwfn, p_mbx->req_virt, tlv); | |
2016 | if (!p_act_tlv) | |
2017 | return; | |
2018 | ||
2019 | p_data->update_vport_active_rx_flg = p_act_tlv->update_rx; | |
2020 | p_data->vport_active_rx_flg = p_act_tlv->active_rx; | |
2021 | p_data->update_vport_active_tx_flg = p_act_tlv->update_tx; | |
2022 | p_data->vport_active_tx_flg = p_act_tlv->active_tx; | |
2023 | *tlvs_mask |= 1 << QED_IOV_VP_UPDATE_ACTIVATE; | |
2024 | } | |
2025 | ||
17b235c1 YM |
2026 | static void |
2027 | qed_iov_vp_update_vlan_param(struct qed_hwfn *p_hwfn, | |
2028 | struct qed_sp_vport_update_params *p_data, | |
2029 | struct qed_vf_info *p_vf, | |
2030 | struct qed_iov_vf_mbx *p_mbx, u16 *tlvs_mask) | |
2031 | { | |
2032 | struct vfpf_vport_update_vlan_strip_tlv *p_vlan_tlv; | |
2033 | u16 tlv = CHANNEL_TLV_VPORT_UPDATE_VLAN_STRIP; | |
2034 | ||
2035 | p_vlan_tlv = (struct vfpf_vport_update_vlan_strip_tlv *) | |
2036 | qed_iov_search_list_tlvs(p_hwfn, p_mbx->req_virt, tlv); | |
2037 | if (!p_vlan_tlv) | |
2038 | return; | |
2039 | ||
08feecd7 YM |
2040 | p_vf->shadow_config.inner_vlan_removal = p_vlan_tlv->remove_vlan; |
2041 | ||
2042 | /* Ignore the VF request if we're forcing a vlan */ | |
1a635e48 | 2043 | if (!(p_vf->configured_features & BIT(VLAN_ADDR_FORCED))) { |
08feecd7 YM |
2044 | p_data->update_inner_vlan_removal_flg = 1; |
2045 | p_data->inner_vlan_removal_flg = p_vlan_tlv->remove_vlan; | |
2046 | } | |
17b235c1 YM |
2047 | |
2048 | *tlvs_mask |= 1 << QED_IOV_VP_UPDATE_VLAN_STRIP; | |
2049 | } | |
2050 | ||
2051 | static void | |
2052 | qed_iov_vp_update_tx_switch(struct qed_hwfn *p_hwfn, | |
2053 | struct qed_sp_vport_update_params *p_data, | |
2054 | struct qed_iov_vf_mbx *p_mbx, u16 *tlvs_mask) | |
2055 | { | |
2056 | struct vfpf_vport_update_tx_switch_tlv *p_tx_switch_tlv; | |
2057 | u16 tlv = CHANNEL_TLV_VPORT_UPDATE_TX_SWITCH; | |
2058 | ||
2059 | p_tx_switch_tlv = (struct vfpf_vport_update_tx_switch_tlv *) | |
2060 | qed_iov_search_list_tlvs(p_hwfn, p_mbx->req_virt, | |
2061 | tlv); | |
2062 | if (!p_tx_switch_tlv) | |
2063 | return; | |
2064 | ||
2065 | p_data->update_tx_switching_flg = 1; | |
2066 | p_data->tx_switching_flg = p_tx_switch_tlv->tx_switching; | |
2067 | *tlvs_mask |= 1 << QED_IOV_VP_UPDATE_TX_SWITCH; | |
2068 | } | |
2069 | ||
dacd88d6 YM |
2070 | static void |
2071 | qed_iov_vp_update_mcast_bin_param(struct qed_hwfn *p_hwfn, | |
2072 | struct qed_sp_vport_update_params *p_data, | |
2073 | struct qed_iov_vf_mbx *p_mbx, u16 *tlvs_mask) | |
2074 | { | |
2075 | struct vfpf_vport_update_mcast_bin_tlv *p_mcast_tlv; | |
2076 | u16 tlv = CHANNEL_TLV_VPORT_UPDATE_MCAST; | |
2077 | ||
2078 | p_mcast_tlv = (struct vfpf_vport_update_mcast_bin_tlv *) | |
2079 | qed_iov_search_list_tlvs(p_hwfn, p_mbx->req_virt, tlv); | |
2080 | if (!p_mcast_tlv) | |
2081 | return; | |
2082 | ||
2083 | p_data->update_approx_mcast_flg = 1; | |
2084 | memcpy(p_data->bins, p_mcast_tlv->bins, | |
2085 | sizeof(unsigned long) * ETH_MULTICAST_MAC_BINS_IN_REGS); | |
2086 | *tlvs_mask |= 1 << QED_IOV_VP_UPDATE_MCAST; | |
2087 | } | |
2088 | ||
2089 | static void | |
2090 | qed_iov_vp_update_accept_flag(struct qed_hwfn *p_hwfn, | |
2091 | struct qed_sp_vport_update_params *p_data, | |
2092 | struct qed_iov_vf_mbx *p_mbx, u16 *tlvs_mask) | |
2093 | { | |
2094 | struct qed_filter_accept_flags *p_flags = &p_data->accept_flags; | |
2095 | struct vfpf_vport_update_accept_param_tlv *p_accept_tlv; | |
2096 | u16 tlv = CHANNEL_TLV_VPORT_UPDATE_ACCEPT_PARAM; | |
2097 | ||
2098 | p_accept_tlv = (struct vfpf_vport_update_accept_param_tlv *) | |
2099 | qed_iov_search_list_tlvs(p_hwfn, p_mbx->req_virt, tlv); | |
2100 | if (!p_accept_tlv) | |
2101 | return; | |
2102 | ||
2103 | p_flags->update_rx_mode_config = p_accept_tlv->update_rx_mode; | |
2104 | p_flags->rx_accept_filter = p_accept_tlv->rx_accept_filter; | |
2105 | p_flags->update_tx_mode_config = p_accept_tlv->update_tx_mode; | |
2106 | p_flags->tx_accept_filter = p_accept_tlv->tx_accept_filter; | |
2107 | *tlvs_mask |= 1 << QED_IOV_VP_UPDATE_ACCEPT_PARAM; | |
2108 | } | |
2109 | ||
17b235c1 YM |
2110 | static void |
2111 | qed_iov_vp_update_accept_any_vlan(struct qed_hwfn *p_hwfn, | |
2112 | struct qed_sp_vport_update_params *p_data, | |
2113 | struct qed_iov_vf_mbx *p_mbx, u16 *tlvs_mask) | |
2114 | { | |
2115 | struct vfpf_vport_update_accept_any_vlan_tlv *p_accept_any_vlan; | |
2116 | u16 tlv = CHANNEL_TLV_VPORT_UPDATE_ACCEPT_ANY_VLAN; | |
2117 | ||
2118 | p_accept_any_vlan = (struct vfpf_vport_update_accept_any_vlan_tlv *) | |
2119 | qed_iov_search_list_tlvs(p_hwfn, p_mbx->req_virt, | |
2120 | tlv); | |
2121 | if (!p_accept_any_vlan) | |
2122 | return; | |
2123 | ||
2124 | p_data->accept_any_vlan = p_accept_any_vlan->accept_any_vlan; | |
2125 | p_data->update_accept_any_vlan_flg = | |
2126 | p_accept_any_vlan->update_accept_any_vlan_flg; | |
2127 | *tlvs_mask |= 1 << QED_IOV_VP_UPDATE_ACCEPT_ANY_VLAN; | |
2128 | } | |
2129 | ||
dacd88d6 YM |
2130 | static void |
2131 | qed_iov_vp_update_rss_param(struct qed_hwfn *p_hwfn, | |
2132 | struct qed_vf_info *vf, | |
2133 | struct qed_sp_vport_update_params *p_data, | |
2134 | struct qed_rss_params *p_rss, | |
2135 | struct qed_iov_vf_mbx *p_mbx, u16 *tlvs_mask) | |
2136 | { | |
2137 | struct vfpf_vport_update_rss_tlv *p_rss_tlv; | |
2138 | u16 tlv = CHANNEL_TLV_VPORT_UPDATE_RSS; | |
2139 | u16 i, q_idx, max_q_idx; | |
2140 | u16 table_size; | |
2141 | ||
2142 | p_rss_tlv = (struct vfpf_vport_update_rss_tlv *) | |
2143 | qed_iov_search_list_tlvs(p_hwfn, p_mbx->req_virt, tlv); | |
2144 | if (!p_rss_tlv) { | |
2145 | p_data->rss_params = NULL; | |
2146 | return; | |
2147 | } | |
2148 | ||
2149 | memset(p_rss, 0, sizeof(struct qed_rss_params)); | |
2150 | ||
2151 | p_rss->update_rss_config = !!(p_rss_tlv->update_rss_flags & | |
2152 | VFPF_UPDATE_RSS_CONFIG_FLAG); | |
2153 | p_rss->update_rss_capabilities = !!(p_rss_tlv->update_rss_flags & | |
2154 | VFPF_UPDATE_RSS_CAPS_FLAG); | |
2155 | p_rss->update_rss_ind_table = !!(p_rss_tlv->update_rss_flags & | |
2156 | VFPF_UPDATE_RSS_IND_TABLE_FLAG); | |
2157 | p_rss->update_rss_key = !!(p_rss_tlv->update_rss_flags & | |
2158 | VFPF_UPDATE_RSS_KEY_FLAG); | |
2159 | ||
2160 | p_rss->rss_enable = p_rss_tlv->rss_enable; | |
2161 | p_rss->rss_eng_id = vf->relative_vf_id + 1; | |
2162 | p_rss->rss_caps = p_rss_tlv->rss_caps; | |
2163 | p_rss->rss_table_size_log = p_rss_tlv->rss_table_size_log; | |
2164 | memcpy(p_rss->rss_ind_table, p_rss_tlv->rss_ind_table, | |
2165 | sizeof(p_rss->rss_ind_table)); | |
2166 | memcpy(p_rss->rss_key, p_rss_tlv->rss_key, sizeof(p_rss->rss_key)); | |
2167 | ||
2168 | table_size = min_t(u16, ARRAY_SIZE(p_rss->rss_ind_table), | |
2169 | (1 << p_rss_tlv->rss_table_size_log)); | |
2170 | ||
2171 | max_q_idx = ARRAY_SIZE(vf->vf_queues); | |
2172 | ||
2173 | for (i = 0; i < table_size; i++) { | |
2174 | u16 index = vf->vf_queues[0].fw_rx_qid; | |
2175 | ||
2176 | q_idx = p_rss->rss_ind_table[i]; | |
2177 | if (q_idx >= max_q_idx) | |
2178 | DP_NOTICE(p_hwfn, | |
2179 | "rss_ind_table[%d] = %d, rxq is out of range\n", | |
2180 | i, q_idx); | |
2181 | else if (!vf->vf_queues[q_idx].rxq_active) | |
2182 | DP_NOTICE(p_hwfn, | |
2183 | "rss_ind_table[%d] = %d, rxq is not active\n", | |
2184 | i, q_idx); | |
2185 | else | |
2186 | index = vf->vf_queues[q_idx].fw_rx_qid; | |
2187 | p_rss->rss_ind_table[i] = index; | |
2188 | } | |
2189 | ||
2190 | p_data->rss_params = p_rss; | |
2191 | *tlvs_mask |= 1 << QED_IOV_VP_UPDATE_RSS; | |
2192 | } | |
2193 | ||
17b235c1 YM |
2194 | static void |
2195 | qed_iov_vp_update_sge_tpa_param(struct qed_hwfn *p_hwfn, | |
2196 | struct qed_vf_info *vf, | |
2197 | struct qed_sp_vport_update_params *p_data, | |
2198 | struct qed_sge_tpa_params *p_sge_tpa, | |
2199 | struct qed_iov_vf_mbx *p_mbx, u16 *tlvs_mask) | |
2200 | { | |
2201 | struct vfpf_vport_update_sge_tpa_tlv *p_sge_tpa_tlv; | |
2202 | u16 tlv = CHANNEL_TLV_VPORT_UPDATE_SGE_TPA; | |
2203 | ||
2204 | p_sge_tpa_tlv = (struct vfpf_vport_update_sge_tpa_tlv *) | |
2205 | qed_iov_search_list_tlvs(p_hwfn, p_mbx->req_virt, tlv); | |
2206 | ||
2207 | if (!p_sge_tpa_tlv) { | |
2208 | p_data->sge_tpa_params = NULL; | |
2209 | return; | |
2210 | } | |
2211 | ||
2212 | memset(p_sge_tpa, 0, sizeof(struct qed_sge_tpa_params)); | |
2213 | ||
2214 | p_sge_tpa->update_tpa_en_flg = | |
2215 | !!(p_sge_tpa_tlv->update_sge_tpa_flags & VFPF_UPDATE_TPA_EN_FLAG); | |
2216 | p_sge_tpa->update_tpa_param_flg = | |
2217 | !!(p_sge_tpa_tlv->update_sge_tpa_flags & | |
2218 | VFPF_UPDATE_TPA_PARAM_FLAG); | |
2219 | ||
2220 | p_sge_tpa->tpa_ipv4_en_flg = | |
2221 | !!(p_sge_tpa_tlv->sge_tpa_flags & VFPF_TPA_IPV4_EN_FLAG); | |
2222 | p_sge_tpa->tpa_ipv6_en_flg = | |
2223 | !!(p_sge_tpa_tlv->sge_tpa_flags & VFPF_TPA_IPV6_EN_FLAG); | |
2224 | p_sge_tpa->tpa_pkt_split_flg = | |
2225 | !!(p_sge_tpa_tlv->sge_tpa_flags & VFPF_TPA_PKT_SPLIT_FLAG); | |
2226 | p_sge_tpa->tpa_hdr_data_split_flg = | |
2227 | !!(p_sge_tpa_tlv->sge_tpa_flags & VFPF_TPA_HDR_DATA_SPLIT_FLAG); | |
2228 | p_sge_tpa->tpa_gro_consistent_flg = | |
2229 | !!(p_sge_tpa_tlv->sge_tpa_flags & VFPF_TPA_GRO_CONSIST_FLAG); | |
2230 | ||
2231 | p_sge_tpa->tpa_max_aggs_num = p_sge_tpa_tlv->tpa_max_aggs_num; | |
2232 | p_sge_tpa->tpa_max_size = p_sge_tpa_tlv->tpa_max_size; | |
2233 | p_sge_tpa->tpa_min_size_to_start = p_sge_tpa_tlv->tpa_min_size_to_start; | |
2234 | p_sge_tpa->tpa_min_size_to_cont = p_sge_tpa_tlv->tpa_min_size_to_cont; | |
2235 | p_sge_tpa->max_buffers_per_cqe = p_sge_tpa_tlv->max_buffers_per_cqe; | |
2236 | ||
2237 | p_data->sge_tpa_params = p_sge_tpa; | |
2238 | ||
2239 | *tlvs_mask |= 1 << QED_IOV_VP_UPDATE_SGE_TPA; | |
2240 | } | |
2241 | ||
dacd88d6 YM |
2242 | static void qed_iov_vf_mbx_vport_update(struct qed_hwfn *p_hwfn, |
2243 | struct qed_ptt *p_ptt, | |
2244 | struct qed_vf_info *vf) | |
2245 | { | |
2246 | struct qed_sp_vport_update_params params; | |
2247 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; | |
17b235c1 | 2248 | struct qed_sge_tpa_params sge_tpa_params; |
dacd88d6 YM |
2249 | struct qed_rss_params rss_params; |
2250 | u8 status = PFVF_STATUS_SUCCESS; | |
2251 | u16 tlvs_mask = 0; | |
2252 | u16 length; | |
2253 | int rc; | |
2254 | ||
41086467 YM |
2255 | /* Valiate PF can send such a request */ |
2256 | if (!vf->vport_instance) { | |
2257 | DP_VERBOSE(p_hwfn, | |
2258 | QED_MSG_IOV, | |
2259 | "No VPORT instance available for VF[%d], failing vport update\n", | |
2260 | vf->abs_vf_id); | |
2261 | status = PFVF_STATUS_FAILURE; | |
2262 | goto out; | |
2263 | } | |
2264 | ||
dacd88d6 YM |
2265 | memset(¶ms, 0, sizeof(params)); |
2266 | params.opaque_fid = vf->opaque_fid; | |
2267 | params.vport_id = vf->vport_id; | |
2268 | params.rss_params = NULL; | |
2269 | ||
2270 | /* Search for extended tlvs list and update values | |
2271 | * from VF in struct qed_sp_vport_update_params. | |
2272 | */ | |
2273 | qed_iov_vp_update_act_param(p_hwfn, ¶ms, mbx, &tlvs_mask); | |
17b235c1 YM |
2274 | qed_iov_vp_update_vlan_param(p_hwfn, ¶ms, vf, mbx, &tlvs_mask); |
2275 | qed_iov_vp_update_tx_switch(p_hwfn, ¶ms, mbx, &tlvs_mask); | |
dacd88d6 YM |
2276 | qed_iov_vp_update_mcast_bin_param(p_hwfn, ¶ms, mbx, &tlvs_mask); |
2277 | qed_iov_vp_update_accept_flag(p_hwfn, ¶ms, mbx, &tlvs_mask); | |
2278 | qed_iov_vp_update_rss_param(p_hwfn, vf, ¶ms, &rss_params, | |
2279 | mbx, &tlvs_mask); | |
17b235c1 YM |
2280 | qed_iov_vp_update_accept_any_vlan(p_hwfn, ¶ms, mbx, &tlvs_mask); |
2281 | qed_iov_vp_update_sge_tpa_param(p_hwfn, vf, ¶ms, | |
2282 | &sge_tpa_params, mbx, &tlvs_mask); | |
dacd88d6 YM |
2283 | |
2284 | /* Just log a message if there is no single extended tlv in buffer. | |
2285 | * When all features of vport update ramrod would be requested by VF | |
2286 | * as extended TLVs in buffer then an error can be returned in response | |
2287 | * if there is no extended TLV present in buffer. | |
2288 | */ | |
2289 | if (!tlvs_mask) { | |
2290 | DP_NOTICE(p_hwfn, | |
2291 | "No feature tlvs found for vport update\n"); | |
2292 | status = PFVF_STATUS_NOT_SUPPORTED; | |
2293 | goto out; | |
2294 | } | |
2295 | ||
2296 | rc = qed_sp_vport_update(p_hwfn, ¶ms, QED_SPQ_MODE_EBLOCK, NULL); | |
2297 | ||
2298 | if (rc) | |
2299 | status = PFVF_STATUS_FAILURE; | |
2300 | ||
2301 | out: | |
2302 | length = qed_iov_prep_vp_update_resp_tlvs(p_hwfn, vf, mbx, status, | |
2303 | tlvs_mask, tlvs_mask); | |
2304 | qed_iov_send_response(p_hwfn, p_ptt, vf, length, status); | |
2305 | } | |
2306 | ||
8246d0b4 YM |
2307 | static int qed_iov_vf_update_vlan_shadow(struct qed_hwfn *p_hwfn, |
2308 | struct qed_vf_info *p_vf, | |
2309 | struct qed_filter_ucast *p_params) | |
08feecd7 YM |
2310 | { |
2311 | int i; | |
2312 | ||
08feecd7 YM |
2313 | /* First remove entries and then add new ones */ |
2314 | if (p_params->opcode == QED_FILTER_REMOVE) { | |
2315 | for (i = 0; i < QED_ETH_VF_NUM_VLAN_FILTERS + 1; i++) | |
2316 | if (p_vf->shadow_config.vlans[i].used && | |
2317 | p_vf->shadow_config.vlans[i].vid == | |
2318 | p_params->vlan) { | |
2319 | p_vf->shadow_config.vlans[i].used = false; | |
2320 | break; | |
2321 | } | |
2322 | if (i == QED_ETH_VF_NUM_VLAN_FILTERS + 1) { | |
2323 | DP_VERBOSE(p_hwfn, | |
2324 | QED_MSG_IOV, | |
2325 | "VF [%d] - Tries to remove a non-existing vlan\n", | |
2326 | p_vf->relative_vf_id); | |
2327 | return -EINVAL; | |
2328 | } | |
2329 | } else if (p_params->opcode == QED_FILTER_REPLACE || | |
2330 | p_params->opcode == QED_FILTER_FLUSH) { | |
2331 | for (i = 0; i < QED_ETH_VF_NUM_VLAN_FILTERS + 1; i++) | |
2332 | p_vf->shadow_config.vlans[i].used = false; | |
2333 | } | |
2334 | ||
2335 | /* In forced mode, we're willing to remove entries - but we don't add | |
2336 | * new ones. | |
2337 | */ | |
1a635e48 | 2338 | if (p_vf->bulletin.p_virt->valid_bitmap & BIT(VLAN_ADDR_FORCED)) |
08feecd7 YM |
2339 | return 0; |
2340 | ||
2341 | if (p_params->opcode == QED_FILTER_ADD || | |
2342 | p_params->opcode == QED_FILTER_REPLACE) { | |
2343 | for (i = 0; i < QED_ETH_VF_NUM_VLAN_FILTERS + 1; i++) { | |
2344 | if (p_vf->shadow_config.vlans[i].used) | |
2345 | continue; | |
2346 | ||
2347 | p_vf->shadow_config.vlans[i].used = true; | |
2348 | p_vf->shadow_config.vlans[i].vid = p_params->vlan; | |
2349 | break; | |
2350 | } | |
2351 | ||
2352 | if (i == QED_ETH_VF_NUM_VLAN_FILTERS + 1) { | |
2353 | DP_VERBOSE(p_hwfn, | |
2354 | QED_MSG_IOV, | |
2355 | "VF [%d] - Tries to configure more than %d vlan filters\n", | |
2356 | p_vf->relative_vf_id, | |
2357 | QED_ETH_VF_NUM_VLAN_FILTERS + 1); | |
2358 | return -EINVAL; | |
2359 | } | |
2360 | } | |
2361 | ||
2362 | return 0; | |
2363 | } | |
2364 | ||
8246d0b4 YM |
2365 | static int qed_iov_vf_update_mac_shadow(struct qed_hwfn *p_hwfn, |
2366 | struct qed_vf_info *p_vf, | |
2367 | struct qed_filter_ucast *p_params) | |
2368 | { | |
2369 | int i; | |
2370 | ||
2371 | /* If we're in forced-mode, we don't allow any change */ | |
1a635e48 | 2372 | if (p_vf->bulletin.p_virt->valid_bitmap & BIT(MAC_ADDR_FORCED)) |
8246d0b4 YM |
2373 | return 0; |
2374 | ||
2375 | /* First remove entries and then add new ones */ | |
2376 | if (p_params->opcode == QED_FILTER_REMOVE) { | |
2377 | for (i = 0; i < QED_ETH_VF_NUM_MAC_FILTERS; i++) { | |
2378 | if (ether_addr_equal(p_vf->shadow_config.macs[i], | |
2379 | p_params->mac)) { | |
2380 | memset(p_vf->shadow_config.macs[i], 0, | |
2381 | ETH_ALEN); | |
2382 | break; | |
2383 | } | |
2384 | } | |
2385 | ||
2386 | if (i == QED_ETH_VF_NUM_MAC_FILTERS) { | |
2387 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
2388 | "MAC isn't configured\n"); | |
2389 | return -EINVAL; | |
2390 | } | |
2391 | } else if (p_params->opcode == QED_FILTER_REPLACE || | |
2392 | p_params->opcode == QED_FILTER_FLUSH) { | |
2393 | for (i = 0; i < QED_ETH_VF_NUM_MAC_FILTERS; i++) | |
2394 | memset(p_vf->shadow_config.macs[i], 0, ETH_ALEN); | |
2395 | } | |
2396 | ||
2397 | /* List the new MAC address */ | |
2398 | if (p_params->opcode != QED_FILTER_ADD && | |
2399 | p_params->opcode != QED_FILTER_REPLACE) | |
2400 | return 0; | |
2401 | ||
2402 | for (i = 0; i < QED_ETH_VF_NUM_MAC_FILTERS; i++) { | |
2403 | if (is_zero_ether_addr(p_vf->shadow_config.macs[i])) { | |
2404 | ether_addr_copy(p_vf->shadow_config.macs[i], | |
2405 | p_params->mac); | |
2406 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
2407 | "Added MAC at %d entry in shadow\n", i); | |
2408 | break; | |
2409 | } | |
2410 | } | |
2411 | ||
2412 | if (i == QED_ETH_VF_NUM_MAC_FILTERS) { | |
2413 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, "No available place for MAC\n"); | |
2414 | return -EINVAL; | |
2415 | } | |
2416 | ||
2417 | return 0; | |
2418 | } | |
2419 | ||
2420 | static int | |
2421 | qed_iov_vf_update_unicast_shadow(struct qed_hwfn *p_hwfn, | |
2422 | struct qed_vf_info *p_vf, | |
2423 | struct qed_filter_ucast *p_params) | |
2424 | { | |
2425 | int rc = 0; | |
2426 | ||
2427 | if (p_params->type == QED_FILTER_MAC) { | |
2428 | rc = qed_iov_vf_update_mac_shadow(p_hwfn, p_vf, p_params); | |
2429 | if (rc) | |
2430 | return rc; | |
2431 | } | |
2432 | ||
2433 | if (p_params->type == QED_FILTER_VLAN) | |
2434 | rc = qed_iov_vf_update_vlan_shadow(p_hwfn, p_vf, p_params); | |
2435 | ||
2436 | return rc; | |
2437 | } | |
2438 | ||
dacd88d6 YM |
2439 | int qed_iov_chk_ucast(struct qed_hwfn *hwfn, |
2440 | int vfid, struct qed_filter_ucast *params) | |
2441 | { | |
2442 | struct qed_public_vf_info *vf; | |
2443 | ||
2444 | vf = qed_iov_get_public_vf_info(hwfn, vfid, true); | |
2445 | if (!vf) | |
2446 | return -EINVAL; | |
2447 | ||
2448 | /* No real decision to make; Store the configured MAC */ | |
2449 | if (params->type == QED_FILTER_MAC || | |
2450 | params->type == QED_FILTER_MAC_VLAN) | |
2451 | ether_addr_copy(vf->mac, params->mac); | |
2452 | ||
2453 | return 0; | |
2454 | } | |
2455 | ||
2456 | static void qed_iov_vf_mbx_ucast_filter(struct qed_hwfn *p_hwfn, | |
2457 | struct qed_ptt *p_ptt, | |
2458 | struct qed_vf_info *vf) | |
2459 | { | |
08feecd7 | 2460 | struct qed_bulletin_content *p_bulletin = vf->bulletin.p_virt; |
dacd88d6 YM |
2461 | struct qed_iov_vf_mbx *mbx = &vf->vf_mbx; |
2462 | struct vfpf_ucast_filter_tlv *req; | |
2463 | u8 status = PFVF_STATUS_SUCCESS; | |
2464 | struct qed_filter_ucast params; | |
2465 | int rc; | |
2466 | ||
2467 | /* Prepare the unicast filter params */ | |
2468 | memset(¶ms, 0, sizeof(struct qed_filter_ucast)); | |
2469 | req = &mbx->req_virt->ucast_filter; | |
2470 | params.opcode = (enum qed_filter_opcode)req->opcode; | |
2471 | params.type = (enum qed_filter_ucast_type)req->type; | |
2472 | ||
2473 | params.is_rx_filter = 1; | |
2474 | params.is_tx_filter = 1; | |
2475 | params.vport_to_remove_from = vf->vport_id; | |
2476 | params.vport_to_add_to = vf->vport_id; | |
2477 | memcpy(params.mac, req->mac, ETH_ALEN); | |
2478 | params.vlan = req->vlan; | |
2479 | ||
2480 | DP_VERBOSE(p_hwfn, | |
2481 | QED_MSG_IOV, | |
2482 | "VF[%d]: opcode 0x%02x type 0x%02x [%s %s] [vport 0x%02x] MAC %02x:%02x:%02x:%02x:%02x:%02x, vlan 0x%04x\n", | |
2483 | vf->abs_vf_id, params.opcode, params.type, | |
2484 | params.is_rx_filter ? "RX" : "", | |
2485 | params.is_tx_filter ? "TX" : "", | |
2486 | params.vport_to_add_to, | |
2487 | params.mac[0], params.mac[1], | |
2488 | params.mac[2], params.mac[3], | |
2489 | params.mac[4], params.mac[5], params.vlan); | |
2490 | ||
2491 | if (!vf->vport_instance) { | |
2492 | DP_VERBOSE(p_hwfn, | |
2493 | QED_MSG_IOV, | |
2494 | "No VPORT instance available for VF[%d], failing ucast MAC configuration\n", | |
2495 | vf->abs_vf_id); | |
2496 | status = PFVF_STATUS_FAILURE; | |
2497 | goto out; | |
2498 | } | |
2499 | ||
08feecd7 YM |
2500 | /* Update shadow copy of the VF configuration */ |
2501 | if (qed_iov_vf_update_unicast_shadow(p_hwfn, vf, ¶ms)) { | |
2502 | status = PFVF_STATUS_FAILURE; | |
2503 | goto out; | |
2504 | } | |
2505 | ||
2506 | /* Determine if the unicast filtering is acceptible by PF */ | |
1a635e48 | 2507 | if ((p_bulletin->valid_bitmap & BIT(VLAN_ADDR_FORCED)) && |
08feecd7 YM |
2508 | (params.type == QED_FILTER_VLAN || |
2509 | params.type == QED_FILTER_MAC_VLAN)) { | |
2510 | /* Once VLAN is forced or PVID is set, do not allow | |
2511 | * to add/replace any further VLANs. | |
2512 | */ | |
2513 | if (params.opcode == QED_FILTER_ADD || | |
2514 | params.opcode == QED_FILTER_REPLACE) | |
2515 | status = PFVF_STATUS_FORCED; | |
2516 | goto out; | |
2517 | } | |
2518 | ||
1a635e48 | 2519 | if ((p_bulletin->valid_bitmap & BIT(MAC_ADDR_FORCED)) && |
eff16960 YM |
2520 | (params.type == QED_FILTER_MAC || |
2521 | params.type == QED_FILTER_MAC_VLAN)) { | |
2522 | if (!ether_addr_equal(p_bulletin->mac, params.mac) || | |
2523 | (params.opcode != QED_FILTER_ADD && | |
2524 | params.opcode != QED_FILTER_REPLACE)) | |
2525 | status = PFVF_STATUS_FORCED; | |
2526 | goto out; | |
2527 | } | |
2528 | ||
dacd88d6 YM |
2529 | rc = qed_iov_chk_ucast(p_hwfn, vf->relative_vf_id, ¶ms); |
2530 | if (rc) { | |
2531 | status = PFVF_STATUS_FAILURE; | |
2532 | goto out; | |
2533 | } | |
2534 | ||
2535 | rc = qed_sp_eth_filter_ucast(p_hwfn, vf->opaque_fid, ¶ms, | |
2536 | QED_SPQ_MODE_CB, NULL); | |
2537 | if (rc) | |
2538 | status = PFVF_STATUS_FAILURE; | |
2539 | ||
2540 | out: | |
2541 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_UCAST_FILTER, | |
2542 | sizeof(struct pfvf_def_resp_tlv), status); | |
2543 | } | |
2544 | ||
0b55e27d YM |
2545 | static void qed_iov_vf_mbx_int_cleanup(struct qed_hwfn *p_hwfn, |
2546 | struct qed_ptt *p_ptt, | |
2547 | struct qed_vf_info *vf) | |
2548 | { | |
2549 | int i; | |
2550 | ||
2551 | /* Reset the SBs */ | |
2552 | for (i = 0; i < vf->num_sbs; i++) | |
2553 | qed_int_igu_init_pure_rt_single(p_hwfn, p_ptt, | |
2554 | vf->igu_sbs[i], | |
2555 | vf->opaque_fid, false); | |
2556 | ||
2557 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_INT_CLEANUP, | |
2558 | sizeof(struct pfvf_def_resp_tlv), | |
2559 | PFVF_STATUS_SUCCESS); | |
2560 | } | |
2561 | ||
2562 | static void qed_iov_vf_mbx_close(struct qed_hwfn *p_hwfn, | |
2563 | struct qed_ptt *p_ptt, struct qed_vf_info *vf) | |
2564 | { | |
2565 | u16 length = sizeof(struct pfvf_def_resp_tlv); | |
2566 | u8 status = PFVF_STATUS_SUCCESS; | |
2567 | ||
2568 | /* Disable Interrupts for VF */ | |
2569 | qed_iov_vf_igu_set_int(p_hwfn, p_ptt, vf, 0); | |
2570 | ||
2571 | /* Reset Permission table */ | |
2572 | qed_iov_config_perm_table(p_hwfn, p_ptt, vf, 0); | |
2573 | ||
2574 | qed_iov_prepare_resp(p_hwfn, p_ptt, vf, CHANNEL_TLV_CLOSE, | |
2575 | length, status); | |
2576 | } | |
2577 | ||
2578 | static void qed_iov_vf_mbx_release(struct qed_hwfn *p_hwfn, | |
2579 | struct qed_ptt *p_ptt, | |
2580 | struct qed_vf_info *p_vf) | |
2581 | { | |
2582 | u16 length = sizeof(struct pfvf_def_resp_tlv); | |
1fe614d1 YM |
2583 | u8 status = PFVF_STATUS_SUCCESS; |
2584 | int rc = 0; | |
0b55e27d YM |
2585 | |
2586 | qed_iov_vf_cleanup(p_hwfn, p_vf); | |
2587 | ||
1fe614d1 YM |
2588 | if (p_vf->state != VF_STOPPED && p_vf->state != VF_FREE) { |
2589 | /* Stopping the VF */ | |
2590 | rc = qed_sp_vf_stop(p_hwfn, p_vf->concrete_fid, | |
2591 | p_vf->opaque_fid); | |
2592 | ||
2593 | if (rc) { | |
2594 | DP_ERR(p_hwfn, "qed_sp_vf_stop returned error %d\n", | |
2595 | rc); | |
2596 | status = PFVF_STATUS_FAILURE; | |
2597 | } | |
2598 | ||
2599 | p_vf->state = VF_STOPPED; | |
2600 | } | |
2601 | ||
0b55e27d | 2602 | qed_iov_prepare_resp(p_hwfn, p_ptt, p_vf, CHANNEL_TLV_RELEASE, |
1fe614d1 | 2603 | length, status); |
0b55e27d YM |
2604 | } |
2605 | ||
2606 | static int | |
2607 | qed_iov_vf_flr_poll_dorq(struct qed_hwfn *p_hwfn, | |
2608 | struct qed_vf_info *p_vf, struct qed_ptt *p_ptt) | |
2609 | { | |
2610 | int cnt; | |
2611 | u32 val; | |
2612 | ||
2613 | qed_fid_pretend(p_hwfn, p_ptt, (u16) p_vf->concrete_fid); | |
2614 | ||
2615 | for (cnt = 0; cnt < 50; cnt++) { | |
2616 | val = qed_rd(p_hwfn, p_ptt, DORQ_REG_VF_USAGE_CNT); | |
2617 | if (!val) | |
2618 | break; | |
2619 | msleep(20); | |
2620 | } | |
2621 | qed_fid_pretend(p_hwfn, p_ptt, (u16) p_hwfn->hw_info.concrete_fid); | |
2622 | ||
2623 | if (cnt == 50) { | |
2624 | DP_ERR(p_hwfn, | |
2625 | "VF[%d] - dorq failed to cleanup [usage 0x%08x]\n", | |
2626 | p_vf->abs_vf_id, val); | |
2627 | return -EBUSY; | |
2628 | } | |
2629 | ||
2630 | return 0; | |
2631 | } | |
2632 | ||
2633 | static int | |
2634 | qed_iov_vf_flr_poll_pbf(struct qed_hwfn *p_hwfn, | |
2635 | struct qed_vf_info *p_vf, struct qed_ptt *p_ptt) | |
2636 | { | |
2637 | u32 cons[MAX_NUM_VOQS], distance[MAX_NUM_VOQS]; | |
2638 | int i, cnt; | |
2639 | ||
2640 | /* Read initial consumers & producers */ | |
2641 | for (i = 0; i < MAX_NUM_VOQS; i++) { | |
2642 | u32 prod; | |
2643 | ||
2644 | cons[i] = qed_rd(p_hwfn, p_ptt, | |
2645 | PBF_REG_NUM_BLOCKS_ALLOCATED_CONS_VOQ0 + | |
2646 | i * 0x40); | |
2647 | prod = qed_rd(p_hwfn, p_ptt, | |
2648 | PBF_REG_NUM_BLOCKS_ALLOCATED_PROD_VOQ0 + | |
2649 | i * 0x40); | |
2650 | distance[i] = prod - cons[i]; | |
2651 | } | |
2652 | ||
2653 | /* Wait for consumers to pass the producers */ | |
2654 | i = 0; | |
2655 | for (cnt = 0; cnt < 50; cnt++) { | |
2656 | for (; i < MAX_NUM_VOQS; i++) { | |
2657 | u32 tmp; | |
2658 | ||
2659 | tmp = qed_rd(p_hwfn, p_ptt, | |
2660 | PBF_REG_NUM_BLOCKS_ALLOCATED_CONS_VOQ0 + | |
2661 | i * 0x40); | |
2662 | if (distance[i] > tmp - cons[i]) | |
2663 | break; | |
2664 | } | |
2665 | ||
2666 | if (i == MAX_NUM_VOQS) | |
2667 | break; | |
2668 | ||
2669 | msleep(20); | |
2670 | } | |
2671 | ||
2672 | if (cnt == 50) { | |
2673 | DP_ERR(p_hwfn, "VF[%d] - pbf polling failed on VOQ %d\n", | |
2674 | p_vf->abs_vf_id, i); | |
2675 | return -EBUSY; | |
2676 | } | |
2677 | ||
2678 | return 0; | |
2679 | } | |
2680 | ||
2681 | static int qed_iov_vf_flr_poll(struct qed_hwfn *p_hwfn, | |
2682 | struct qed_vf_info *p_vf, struct qed_ptt *p_ptt) | |
2683 | { | |
2684 | int rc; | |
2685 | ||
2686 | rc = qed_iov_vf_flr_poll_dorq(p_hwfn, p_vf, p_ptt); | |
2687 | if (rc) | |
2688 | return rc; | |
2689 | ||
2690 | rc = qed_iov_vf_flr_poll_pbf(p_hwfn, p_vf, p_ptt); | |
2691 | if (rc) | |
2692 | return rc; | |
2693 | ||
2694 | return 0; | |
2695 | } | |
2696 | ||
2697 | static int | |
2698 | qed_iov_execute_vf_flr_cleanup(struct qed_hwfn *p_hwfn, | |
2699 | struct qed_ptt *p_ptt, | |
2700 | u16 rel_vf_id, u32 *ack_vfs) | |
2701 | { | |
2702 | struct qed_vf_info *p_vf; | |
2703 | int rc = 0; | |
2704 | ||
2705 | p_vf = qed_iov_get_vf_info(p_hwfn, rel_vf_id, false); | |
2706 | if (!p_vf) | |
2707 | return 0; | |
2708 | ||
2709 | if (p_hwfn->pf_iov_info->pending_flr[rel_vf_id / 64] & | |
2710 | (1ULL << (rel_vf_id % 64))) { | |
2711 | u16 vfid = p_vf->abs_vf_id; | |
2712 | ||
2713 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
2714 | "VF[%d] - Handling FLR\n", vfid); | |
2715 | ||
2716 | qed_iov_vf_cleanup(p_hwfn, p_vf); | |
2717 | ||
2718 | /* If VF isn't active, no need for anything but SW */ | |
2719 | if (!p_vf->b_init) | |
2720 | goto cleanup; | |
2721 | ||
2722 | rc = qed_iov_vf_flr_poll(p_hwfn, p_vf, p_ptt); | |
2723 | if (rc) | |
2724 | goto cleanup; | |
2725 | ||
2726 | rc = qed_final_cleanup(p_hwfn, p_ptt, vfid, true); | |
2727 | if (rc) { | |
2728 | DP_ERR(p_hwfn, "Failed handle FLR of VF[%d]\n", vfid); | |
2729 | return rc; | |
2730 | } | |
2731 | ||
2732 | /* VF_STOPPED has to be set only after final cleanup | |
2733 | * but prior to re-enabling the VF. | |
2734 | */ | |
2735 | p_vf->state = VF_STOPPED; | |
2736 | ||
2737 | rc = qed_iov_enable_vf_access(p_hwfn, p_ptt, p_vf); | |
2738 | if (rc) { | |
2739 | DP_ERR(p_hwfn, "Failed to re-enable VF[%d] acces\n", | |
2740 | vfid); | |
2741 | return rc; | |
2742 | } | |
2743 | cleanup: | |
2744 | /* Mark VF for ack and clean pending state */ | |
2745 | if (p_vf->state == VF_RESET) | |
2746 | p_vf->state = VF_STOPPED; | |
1a635e48 | 2747 | ack_vfs[vfid / 32] |= BIT((vfid % 32)); |
0b55e27d YM |
2748 | p_hwfn->pf_iov_info->pending_flr[rel_vf_id / 64] &= |
2749 | ~(1ULL << (rel_vf_id % 64)); | |
2750 | p_hwfn->pf_iov_info->pending_events[rel_vf_id / 64] &= | |
2751 | ~(1ULL << (rel_vf_id % 64)); | |
2752 | } | |
2753 | ||
2754 | return rc; | |
2755 | } | |
2756 | ||
2757 | int qed_iov_vf_flr_cleanup(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt) | |
2758 | { | |
2759 | u32 ack_vfs[VF_MAX_STATIC / 32]; | |
2760 | int rc = 0; | |
2761 | u16 i; | |
2762 | ||
2763 | memset(ack_vfs, 0, sizeof(u32) * (VF_MAX_STATIC / 32)); | |
2764 | ||
2765 | /* Since BRB <-> PRS interface can't be tested as part of the flr | |
2766 | * polling due to HW limitations, simply sleep a bit. And since | |
2767 | * there's no need to wait per-vf, do it before looping. | |
2768 | */ | |
2769 | msleep(100); | |
2770 | ||
2771 | for (i = 0; i < p_hwfn->cdev->p_iov_info->total_vfs; i++) | |
2772 | qed_iov_execute_vf_flr_cleanup(p_hwfn, p_ptt, i, ack_vfs); | |
2773 | ||
2774 | rc = qed_mcp_ack_vf_flr(p_hwfn, p_ptt, ack_vfs); | |
2775 | return rc; | |
2776 | } | |
2777 | ||
2778 | int qed_iov_mark_vf_flr(struct qed_hwfn *p_hwfn, u32 *p_disabled_vfs) | |
2779 | { | |
2780 | u16 i, found = 0; | |
2781 | ||
2782 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, "Marking FLR-ed VFs\n"); | |
2783 | for (i = 0; i < (VF_MAX_STATIC / 32); i++) | |
2784 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
2785 | "[%08x,...,%08x]: %08x\n", | |
2786 | i * 32, (i + 1) * 32 - 1, p_disabled_vfs[i]); | |
2787 | ||
2788 | if (!p_hwfn->cdev->p_iov_info) { | |
2789 | DP_NOTICE(p_hwfn, "VF flr but no IOV\n"); | |
2790 | return 0; | |
2791 | } | |
2792 | ||
2793 | /* Mark VFs */ | |
2794 | for (i = 0; i < p_hwfn->cdev->p_iov_info->total_vfs; i++) { | |
2795 | struct qed_vf_info *p_vf; | |
2796 | u8 vfid; | |
2797 | ||
2798 | p_vf = qed_iov_get_vf_info(p_hwfn, i, false); | |
2799 | if (!p_vf) | |
2800 | continue; | |
2801 | ||
2802 | vfid = p_vf->abs_vf_id; | |
1a635e48 | 2803 | if (BIT((vfid % 32)) & p_disabled_vfs[vfid / 32]) { |
0b55e27d YM |
2804 | u64 *p_flr = p_hwfn->pf_iov_info->pending_flr; |
2805 | u16 rel_vf_id = p_vf->relative_vf_id; | |
2806 | ||
2807 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
2808 | "VF[%d] [rel %d] got FLR-ed\n", | |
2809 | vfid, rel_vf_id); | |
2810 | ||
2811 | p_vf->state = VF_RESET; | |
2812 | ||
2813 | /* No need to lock here, since pending_flr should | |
2814 | * only change here and before ACKing MFw. Since | |
2815 | * MFW will not trigger an additional attention for | |
2816 | * VF flr until ACKs, we're safe. | |
2817 | */ | |
2818 | p_flr[rel_vf_id / 64] |= 1ULL << (rel_vf_id % 64); | |
2819 | found = 1; | |
2820 | } | |
2821 | } | |
2822 | ||
2823 | return found; | |
2824 | } | |
2825 | ||
73390ac9 YM |
2826 | static void qed_iov_get_link(struct qed_hwfn *p_hwfn, |
2827 | u16 vfid, | |
2828 | struct qed_mcp_link_params *p_params, | |
2829 | struct qed_mcp_link_state *p_link, | |
2830 | struct qed_mcp_link_capabilities *p_caps) | |
2831 | { | |
2832 | struct qed_vf_info *p_vf = qed_iov_get_vf_info(p_hwfn, | |
2833 | vfid, | |
2834 | false); | |
2835 | struct qed_bulletin_content *p_bulletin; | |
2836 | ||
2837 | if (!p_vf) | |
2838 | return; | |
2839 | ||
2840 | p_bulletin = p_vf->bulletin.p_virt; | |
2841 | ||
2842 | if (p_params) | |
2843 | __qed_vf_get_link_params(p_hwfn, p_params, p_bulletin); | |
2844 | if (p_link) | |
2845 | __qed_vf_get_link_state(p_hwfn, p_link, p_bulletin); | |
2846 | if (p_caps) | |
2847 | __qed_vf_get_link_caps(p_hwfn, p_caps, p_bulletin); | |
2848 | } | |
2849 | ||
37bff2b9 YM |
2850 | static void qed_iov_process_mbx_req(struct qed_hwfn *p_hwfn, |
2851 | struct qed_ptt *p_ptt, int vfid) | |
2852 | { | |
2853 | struct qed_iov_vf_mbx *mbx; | |
2854 | struct qed_vf_info *p_vf; | |
37bff2b9 YM |
2855 | |
2856 | p_vf = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
2857 | if (!p_vf) | |
2858 | return; | |
2859 | ||
2860 | mbx = &p_vf->vf_mbx; | |
2861 | ||
2862 | /* qed_iov_process_mbx_request */ | |
54fdd80f YM |
2863 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, |
2864 | "VF[%02x]: Processing mailbox message\n", p_vf->abs_vf_id); | |
37bff2b9 YM |
2865 | |
2866 | mbx->first_tlv = mbx->req_virt->first_tlv; | |
2867 | ||
2868 | /* check if tlv type is known */ | |
2869 | if (qed_iov_tlv_supported(mbx->first_tlv.tl.type)) { | |
1408cc1f YM |
2870 | switch (mbx->first_tlv.tl.type) { |
2871 | case CHANNEL_TLV_ACQUIRE: | |
2872 | qed_iov_vf_mbx_acquire(p_hwfn, p_ptt, p_vf); | |
2873 | break; | |
dacd88d6 YM |
2874 | case CHANNEL_TLV_VPORT_START: |
2875 | qed_iov_vf_mbx_start_vport(p_hwfn, p_ptt, p_vf); | |
2876 | break; | |
2877 | case CHANNEL_TLV_VPORT_TEARDOWN: | |
2878 | qed_iov_vf_mbx_stop_vport(p_hwfn, p_ptt, p_vf); | |
2879 | break; | |
2880 | case CHANNEL_TLV_START_RXQ: | |
2881 | qed_iov_vf_mbx_start_rxq(p_hwfn, p_ptt, p_vf); | |
2882 | break; | |
2883 | case CHANNEL_TLV_START_TXQ: | |
2884 | qed_iov_vf_mbx_start_txq(p_hwfn, p_ptt, p_vf); | |
2885 | break; | |
2886 | case CHANNEL_TLV_STOP_RXQS: | |
2887 | qed_iov_vf_mbx_stop_rxqs(p_hwfn, p_ptt, p_vf); | |
2888 | break; | |
2889 | case CHANNEL_TLV_STOP_TXQS: | |
2890 | qed_iov_vf_mbx_stop_txqs(p_hwfn, p_ptt, p_vf); | |
2891 | break; | |
17b235c1 YM |
2892 | case CHANNEL_TLV_UPDATE_RXQ: |
2893 | qed_iov_vf_mbx_update_rxqs(p_hwfn, p_ptt, p_vf); | |
2894 | break; | |
dacd88d6 YM |
2895 | case CHANNEL_TLV_VPORT_UPDATE: |
2896 | qed_iov_vf_mbx_vport_update(p_hwfn, p_ptt, p_vf); | |
2897 | break; | |
2898 | case CHANNEL_TLV_UCAST_FILTER: | |
2899 | qed_iov_vf_mbx_ucast_filter(p_hwfn, p_ptt, p_vf); | |
2900 | break; | |
0b55e27d YM |
2901 | case CHANNEL_TLV_CLOSE: |
2902 | qed_iov_vf_mbx_close(p_hwfn, p_ptt, p_vf); | |
2903 | break; | |
2904 | case CHANNEL_TLV_INT_CLEANUP: | |
2905 | qed_iov_vf_mbx_int_cleanup(p_hwfn, p_ptt, p_vf); | |
2906 | break; | |
2907 | case CHANNEL_TLV_RELEASE: | |
2908 | qed_iov_vf_mbx_release(p_hwfn, p_ptt, p_vf); | |
2909 | break; | |
1408cc1f | 2910 | } |
37bff2b9 YM |
2911 | } else { |
2912 | /* unknown TLV - this may belong to a VF driver from the future | |
2913 | * - a version written after this PF driver was written, which | |
2914 | * supports features unknown as of yet. Too bad since we don't | |
2915 | * support them. Or this may be because someone wrote a crappy | |
2916 | * VF driver and is sending garbage over the channel. | |
2917 | */ | |
54fdd80f YM |
2918 | DP_NOTICE(p_hwfn, |
2919 | "VF[%02x]: unknown TLV. type %04x length %04x padding %08x reply address %llu\n", | |
2920 | p_vf->abs_vf_id, | |
2921 | mbx->first_tlv.tl.type, | |
2922 | mbx->first_tlv.tl.length, | |
2923 | mbx->first_tlv.padding, mbx->first_tlv.reply_address); | |
2924 | ||
2925 | /* Try replying in case reply address matches the acquisition's | |
2926 | * posted address. | |
2927 | */ | |
2928 | if (p_vf->acquire.first_tlv.reply_address && | |
2929 | (mbx->first_tlv.reply_address == | |
2930 | p_vf->acquire.first_tlv.reply_address)) { | |
2931 | qed_iov_prepare_resp(p_hwfn, p_ptt, p_vf, | |
2932 | mbx->first_tlv.tl.type, | |
2933 | sizeof(struct pfvf_def_resp_tlv), | |
2934 | PFVF_STATUS_NOT_SUPPORTED); | |
2935 | } else { | |
37bff2b9 YM |
2936 | DP_VERBOSE(p_hwfn, |
2937 | QED_MSG_IOV, | |
54fdd80f YM |
2938 | "VF[%02x]: Can't respond to TLV - no valid reply address\n", |
2939 | p_vf->abs_vf_id); | |
37bff2b9 YM |
2940 | } |
2941 | } | |
2942 | } | |
2943 | ||
2944 | void qed_iov_pf_add_pending_events(struct qed_hwfn *p_hwfn, u8 vfid) | |
2945 | { | |
2946 | u64 add_bit = 1ULL << (vfid % 64); | |
2947 | ||
2948 | p_hwfn->pf_iov_info->pending_events[vfid / 64] |= add_bit; | |
2949 | } | |
2950 | ||
2951 | static void qed_iov_pf_get_and_clear_pending_events(struct qed_hwfn *p_hwfn, | |
2952 | u64 *events) | |
2953 | { | |
2954 | u64 *p_pending_events = p_hwfn->pf_iov_info->pending_events; | |
2955 | ||
2956 | memcpy(events, p_pending_events, sizeof(u64) * QED_VF_ARRAY_LENGTH); | |
2957 | memset(p_pending_events, 0, sizeof(u64) * QED_VF_ARRAY_LENGTH); | |
2958 | } | |
2959 | ||
2960 | static int qed_sriov_vfpf_msg(struct qed_hwfn *p_hwfn, | |
2961 | u16 abs_vfid, struct regpair *vf_msg) | |
2962 | { | |
2963 | u8 min = (u8)p_hwfn->cdev->p_iov_info->first_vf_in_pf; | |
2964 | struct qed_vf_info *p_vf; | |
2965 | ||
2966 | if (!qed_iov_pf_sanity_check(p_hwfn, (int)abs_vfid - min)) { | |
2967 | DP_VERBOSE(p_hwfn, | |
2968 | QED_MSG_IOV, | |
2969 | "Got a message from VF [abs 0x%08x] that cannot be handled by PF\n", | |
2970 | abs_vfid); | |
2971 | return 0; | |
2972 | } | |
2973 | p_vf = &p_hwfn->pf_iov_info->vfs_array[(u8)abs_vfid - min]; | |
2974 | ||
2975 | /* List the physical address of the request so that handler | |
2976 | * could later on copy the message from it. | |
2977 | */ | |
2978 | p_vf->vf_mbx.pending_req = (((u64)vf_msg->hi) << 32) | vf_msg->lo; | |
2979 | ||
2980 | /* Mark the event and schedule the workqueue */ | |
2981 | qed_iov_pf_add_pending_events(p_hwfn, p_vf->relative_vf_id); | |
2982 | qed_schedule_iov(p_hwfn, QED_IOV_WQ_MSG_FLAG); | |
2983 | ||
2984 | return 0; | |
2985 | } | |
2986 | ||
2987 | int qed_sriov_eqe_event(struct qed_hwfn *p_hwfn, | |
2988 | u8 opcode, __le16 echo, union event_ring_data *data) | |
2989 | { | |
2990 | switch (opcode) { | |
2991 | case COMMON_EVENT_VF_PF_CHANNEL: | |
2992 | return qed_sriov_vfpf_msg(p_hwfn, le16_to_cpu(echo), | |
2993 | &data->vf_pf_channel.msg_addr); | |
2994 | default: | |
2995 | DP_INFO(p_hwfn->cdev, "Unknown sriov eqe event 0x%02x\n", | |
2996 | opcode); | |
2997 | return -EINVAL; | |
2998 | } | |
2999 | } | |
3000 | ||
32a47e72 YM |
3001 | u16 qed_iov_get_next_active_vf(struct qed_hwfn *p_hwfn, u16 rel_vf_id) |
3002 | { | |
3003 | struct qed_hw_sriov_info *p_iov = p_hwfn->cdev->p_iov_info; | |
3004 | u16 i; | |
3005 | ||
3006 | if (!p_iov) | |
3007 | goto out; | |
3008 | ||
3009 | for (i = rel_vf_id; i < p_iov->total_vfs; i++) | |
3010 | if (qed_iov_is_valid_vfid(p_hwfn, rel_vf_id, true)) | |
3011 | return i; | |
3012 | ||
3013 | out: | |
3014 | return MAX_NUM_VFS; | |
3015 | } | |
37bff2b9 YM |
3016 | |
3017 | static int qed_iov_copy_vf_msg(struct qed_hwfn *p_hwfn, struct qed_ptt *ptt, | |
3018 | int vfid) | |
3019 | { | |
3020 | struct qed_dmae_params params; | |
3021 | struct qed_vf_info *vf_info; | |
3022 | ||
3023 | vf_info = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
3024 | if (!vf_info) | |
3025 | return -EINVAL; | |
3026 | ||
3027 | memset(¶ms, 0, sizeof(struct qed_dmae_params)); | |
3028 | params.flags = QED_DMAE_FLAG_VF_SRC | QED_DMAE_FLAG_COMPLETION_DST; | |
3029 | params.src_vfid = vf_info->abs_vf_id; | |
3030 | ||
3031 | if (qed_dmae_host2host(p_hwfn, ptt, | |
3032 | vf_info->vf_mbx.pending_req, | |
3033 | vf_info->vf_mbx.req_phys, | |
3034 | sizeof(union vfpf_tlvs) / 4, ¶ms)) { | |
3035 | DP_VERBOSE(p_hwfn, QED_MSG_IOV, | |
3036 | "Failed to copy message from VF 0x%02x\n", vfid); | |
3037 | ||
3038 | return -EIO; | |
3039 | } | |
3040 | ||
3041 | return 0; | |
3042 | } | |
3043 | ||
eff16960 YM |
3044 | static void qed_iov_bulletin_set_forced_mac(struct qed_hwfn *p_hwfn, |
3045 | u8 *mac, int vfid) | |
3046 | { | |
3047 | struct qed_vf_info *vf_info; | |
3048 | u64 feature; | |
3049 | ||
3050 | vf_info = qed_iov_get_vf_info(p_hwfn, (u16)vfid, true); | |
3051 | if (!vf_info) { | |
3052 | DP_NOTICE(p_hwfn->cdev, | |
3053 | "Can not set forced MAC, invalid vfid [%d]\n", vfid); | |
3054 | return; | |
3055 | } | |
3056 | ||
3057 | feature = 1 << MAC_ADDR_FORCED; | |
3058 | memcpy(vf_info->bulletin.p_virt->mac, mac, ETH_ALEN); | |
3059 | ||
3060 | vf_info->bulletin.p_virt->valid_bitmap |= feature; | |
3061 | /* Forced MAC will disable MAC_ADDR */ | |
1a635e48 | 3062 | vf_info->bulletin.p_virt->valid_bitmap &= ~BIT(VFPF_BULLETIN_MAC_ADDR); |
eff16960 YM |
3063 | |
3064 | qed_iov_configure_vport_forced(p_hwfn, vf_info, feature); | |
3065 | } | |
3066 | ||
08feecd7 YM |
3067 | void qed_iov_bulletin_set_forced_vlan(struct qed_hwfn *p_hwfn, |
3068 | u16 pvid, int vfid) | |
3069 | { | |
3070 | struct qed_vf_info *vf_info; | |
3071 | u64 feature; | |
3072 | ||
3073 | vf_info = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
3074 | if (!vf_info) { | |
3075 | DP_NOTICE(p_hwfn->cdev, | |
3076 | "Can not set forced MAC, invalid vfid [%d]\n", vfid); | |
3077 | return; | |
3078 | } | |
3079 | ||
3080 | feature = 1 << VLAN_ADDR_FORCED; | |
3081 | vf_info->bulletin.p_virt->pvid = pvid; | |
3082 | if (pvid) | |
3083 | vf_info->bulletin.p_virt->valid_bitmap |= feature; | |
3084 | else | |
3085 | vf_info->bulletin.p_virt->valid_bitmap &= ~feature; | |
3086 | ||
3087 | qed_iov_configure_vport_forced(p_hwfn, vf_info, feature); | |
3088 | } | |
3089 | ||
6ddc7608 YM |
3090 | static bool qed_iov_vf_has_vport_instance(struct qed_hwfn *p_hwfn, int vfid) |
3091 | { | |
3092 | struct qed_vf_info *p_vf_info; | |
3093 | ||
3094 | p_vf_info = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
3095 | if (!p_vf_info) | |
3096 | return false; | |
3097 | ||
3098 | return !!p_vf_info->vport_instance; | |
3099 | } | |
3100 | ||
0b55e27d YM |
3101 | bool qed_iov_is_vf_stopped(struct qed_hwfn *p_hwfn, int vfid) |
3102 | { | |
3103 | struct qed_vf_info *p_vf_info; | |
3104 | ||
3105 | p_vf_info = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
3106 | if (!p_vf_info) | |
3107 | return true; | |
3108 | ||
3109 | return p_vf_info->state == VF_STOPPED; | |
3110 | } | |
3111 | ||
73390ac9 YM |
3112 | static bool qed_iov_spoofchk_get(struct qed_hwfn *p_hwfn, int vfid) |
3113 | { | |
3114 | struct qed_vf_info *vf_info; | |
3115 | ||
3116 | vf_info = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
3117 | if (!vf_info) | |
3118 | return false; | |
3119 | ||
3120 | return vf_info->spoof_chk; | |
3121 | } | |
3122 | ||
6ddc7608 YM |
3123 | int qed_iov_spoofchk_set(struct qed_hwfn *p_hwfn, int vfid, bool val) |
3124 | { | |
3125 | struct qed_vf_info *vf; | |
3126 | int rc = -EINVAL; | |
3127 | ||
3128 | if (!qed_iov_pf_sanity_check(p_hwfn, vfid)) { | |
3129 | DP_NOTICE(p_hwfn, | |
3130 | "SR-IOV sanity check failed, can't set spoofchk\n"); | |
3131 | goto out; | |
3132 | } | |
3133 | ||
3134 | vf = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
3135 | if (!vf) | |
3136 | goto out; | |
3137 | ||
3138 | if (!qed_iov_vf_has_vport_instance(p_hwfn, vfid)) { | |
3139 | /* After VF VPORT start PF will configure spoof check */ | |
3140 | vf->req_spoofchk_val = val; | |
3141 | rc = 0; | |
3142 | goto out; | |
3143 | } | |
3144 | ||
3145 | rc = __qed_iov_spoofchk_set(p_hwfn, vf, val); | |
3146 | ||
3147 | out: | |
3148 | return rc; | |
3149 | } | |
3150 | ||
eff16960 YM |
3151 | static u8 *qed_iov_bulletin_get_forced_mac(struct qed_hwfn *p_hwfn, |
3152 | u16 rel_vf_id) | |
3153 | { | |
3154 | struct qed_vf_info *p_vf; | |
3155 | ||
3156 | p_vf = qed_iov_get_vf_info(p_hwfn, rel_vf_id, true); | |
3157 | if (!p_vf || !p_vf->bulletin.p_virt) | |
3158 | return NULL; | |
3159 | ||
1a635e48 | 3160 | if (!(p_vf->bulletin.p_virt->valid_bitmap & BIT(MAC_ADDR_FORCED))) |
eff16960 YM |
3161 | return NULL; |
3162 | ||
3163 | return p_vf->bulletin.p_virt->mac; | |
3164 | } | |
3165 | ||
08feecd7 YM |
3166 | u16 qed_iov_bulletin_get_forced_vlan(struct qed_hwfn *p_hwfn, u16 rel_vf_id) |
3167 | { | |
3168 | struct qed_vf_info *p_vf; | |
3169 | ||
3170 | p_vf = qed_iov_get_vf_info(p_hwfn, rel_vf_id, true); | |
3171 | if (!p_vf || !p_vf->bulletin.p_virt) | |
3172 | return 0; | |
3173 | ||
1a635e48 | 3174 | if (!(p_vf->bulletin.p_virt->valid_bitmap & BIT(VLAN_ADDR_FORCED))) |
08feecd7 YM |
3175 | return 0; |
3176 | ||
3177 | return p_vf->bulletin.p_virt->pvid; | |
3178 | } | |
3179 | ||
733def6a YM |
3180 | static int qed_iov_configure_tx_rate(struct qed_hwfn *p_hwfn, |
3181 | struct qed_ptt *p_ptt, int vfid, int val) | |
3182 | { | |
3183 | struct qed_vf_info *vf; | |
3184 | u8 abs_vp_id = 0; | |
3185 | int rc; | |
3186 | ||
3187 | vf = qed_iov_get_vf_info(p_hwfn, (u16)vfid, true); | |
3188 | if (!vf) | |
3189 | return -EINVAL; | |
3190 | ||
3191 | rc = qed_fw_vport(p_hwfn, vf->vport_id, &abs_vp_id); | |
3192 | if (rc) | |
3193 | return rc; | |
3194 | ||
3195 | return qed_init_vport_rl(p_hwfn, p_ptt, abs_vp_id, (u32)val); | |
3196 | } | |
3197 | ||
3198 | int qed_iov_configure_min_tx_rate(struct qed_dev *cdev, int vfid, u32 rate) | |
3199 | { | |
3200 | struct qed_vf_info *vf; | |
3201 | u8 vport_id; | |
3202 | int i; | |
3203 | ||
3204 | for_each_hwfn(cdev, i) { | |
3205 | struct qed_hwfn *p_hwfn = &cdev->hwfns[i]; | |
3206 | ||
3207 | if (!qed_iov_pf_sanity_check(p_hwfn, vfid)) { | |
3208 | DP_NOTICE(p_hwfn, | |
3209 | "SR-IOV sanity check failed, can't set min rate\n"); | |
3210 | return -EINVAL; | |
3211 | } | |
3212 | } | |
3213 | ||
3214 | vf = qed_iov_get_vf_info(QED_LEADING_HWFN(cdev), (u16)vfid, true); | |
3215 | vport_id = vf->vport_id; | |
3216 | ||
3217 | return qed_configure_vport_wfq(cdev, vport_id, rate); | |
3218 | } | |
3219 | ||
73390ac9 YM |
3220 | static int qed_iov_get_vf_min_rate(struct qed_hwfn *p_hwfn, int vfid) |
3221 | { | |
3222 | struct qed_wfq_data *vf_vp_wfq; | |
3223 | struct qed_vf_info *vf_info; | |
3224 | ||
3225 | vf_info = qed_iov_get_vf_info(p_hwfn, (u16) vfid, true); | |
3226 | if (!vf_info) | |
3227 | return 0; | |
3228 | ||
3229 | vf_vp_wfq = &p_hwfn->qm_info.wfq_data[vf_info->vport_id]; | |
3230 | ||
3231 | if (vf_vp_wfq->configured) | |
3232 | return vf_vp_wfq->min_speed; | |
3233 | else | |
3234 | return 0; | |
3235 | } | |
3236 | ||
37bff2b9 YM |
3237 | /** |
3238 | * qed_schedule_iov - schedules IOV task for VF and PF | |
3239 | * @hwfn: hardware function pointer | |
3240 | * @flag: IOV flag for VF/PF | |
3241 | */ | |
3242 | void qed_schedule_iov(struct qed_hwfn *hwfn, enum qed_iov_wq_flag flag) | |
3243 | { | |
3244 | smp_mb__before_atomic(); | |
3245 | set_bit(flag, &hwfn->iov_task_flags); | |
3246 | smp_mb__after_atomic(); | |
3247 | DP_VERBOSE(hwfn, QED_MSG_IOV, "Scheduling iov task [Flag: %d]\n", flag); | |
3248 | queue_delayed_work(hwfn->iov_wq, &hwfn->iov_task, 0); | |
3249 | } | |
3250 | ||
1408cc1f YM |
3251 | void qed_vf_start_iov_wq(struct qed_dev *cdev) |
3252 | { | |
3253 | int i; | |
3254 | ||
3255 | for_each_hwfn(cdev, i) | |
3256 | queue_delayed_work(cdev->hwfns[i].iov_wq, | |
3257 | &cdev->hwfns[i].iov_task, 0); | |
3258 | } | |
3259 | ||
0b55e27d YM |
3260 | int qed_sriov_disable(struct qed_dev *cdev, bool pci_enabled) |
3261 | { | |
3262 | int i, j; | |
3263 | ||
3264 | for_each_hwfn(cdev, i) | |
3265 | if (cdev->hwfns[i].iov_wq) | |
3266 | flush_workqueue(cdev->hwfns[i].iov_wq); | |
3267 | ||
3268 | /* Mark VFs for disablement */ | |
3269 | qed_iov_set_vfs_to_disable(cdev, true); | |
3270 | ||
3271 | if (cdev->p_iov_info && cdev->p_iov_info->num_vfs && pci_enabled) | |
3272 | pci_disable_sriov(cdev->pdev); | |
3273 | ||
3274 | for_each_hwfn(cdev, i) { | |
3275 | struct qed_hwfn *hwfn = &cdev->hwfns[i]; | |
3276 | struct qed_ptt *ptt = qed_ptt_acquire(hwfn); | |
3277 | ||
3278 | /* Failure to acquire the ptt in 100g creates an odd error | |
3279 | * where the first engine has already relased IOV. | |
3280 | */ | |
3281 | if (!ptt) { | |
3282 | DP_ERR(hwfn, "Failed to acquire ptt\n"); | |
3283 | return -EBUSY; | |
3284 | } | |
3285 | ||
733def6a YM |
3286 | /* Clean WFQ db and configure equal weight for all vports */ |
3287 | qed_clean_wfq_db(hwfn, ptt); | |
3288 | ||
0b55e27d YM |
3289 | qed_for_each_vf(hwfn, j) { |
3290 | int k; | |
3291 | ||
3292 | if (!qed_iov_is_valid_vfid(hwfn, j, true)) | |
3293 | continue; | |
3294 | ||
3295 | /* Wait until VF is disabled before releasing */ | |
3296 | for (k = 0; k < 100; k++) { | |
3297 | if (!qed_iov_is_vf_stopped(hwfn, j)) | |
3298 | msleep(20); | |
3299 | else | |
3300 | break; | |
3301 | } | |
3302 | ||
3303 | if (k < 100) | |
3304 | qed_iov_release_hw_for_vf(&cdev->hwfns[i], | |
3305 | ptt, j); | |
3306 | else | |
3307 | DP_ERR(hwfn, | |
3308 | "Timeout waiting for VF's FLR to end\n"); | |
3309 | } | |
3310 | ||
3311 | qed_ptt_release(hwfn, ptt); | |
3312 | } | |
3313 | ||
3314 | qed_iov_set_vfs_to_disable(cdev, false); | |
3315 | ||
3316 | return 0; | |
3317 | } | |
3318 | ||
3319 | static int qed_sriov_enable(struct qed_dev *cdev, int num) | |
3320 | { | |
3321 | struct qed_sb_cnt_info sb_cnt_info; | |
3322 | int i, j, rc; | |
3323 | ||
3324 | if (num >= RESC_NUM(&cdev->hwfns[0], QED_VPORT)) { | |
3325 | DP_NOTICE(cdev, "Can start at most %d VFs\n", | |
3326 | RESC_NUM(&cdev->hwfns[0], QED_VPORT) - 1); | |
3327 | return -EINVAL; | |
3328 | } | |
3329 | ||
3330 | /* Initialize HW for VF access */ | |
3331 | for_each_hwfn(cdev, j) { | |
3332 | struct qed_hwfn *hwfn = &cdev->hwfns[j]; | |
3333 | struct qed_ptt *ptt = qed_ptt_acquire(hwfn); | |
3334 | int num_sbs = 0, limit = 16; | |
3335 | ||
3336 | if (!ptt) { | |
3337 | DP_ERR(hwfn, "Failed to acquire ptt\n"); | |
3338 | rc = -EBUSY; | |
3339 | goto err; | |
3340 | } | |
3341 | ||
83f34bd4 YM |
3342 | if (IS_MF_DEFAULT(hwfn)) |
3343 | limit = MAX_NUM_VFS_BB / hwfn->num_funcs_on_engine; | |
3344 | ||
0b55e27d YM |
3345 | memset(&sb_cnt_info, 0, sizeof(sb_cnt_info)); |
3346 | qed_int_get_num_sbs(hwfn, &sb_cnt_info); | |
3347 | num_sbs = min_t(int, sb_cnt_info.sb_free_blk, limit); | |
3348 | ||
3349 | for (i = 0; i < num; i++) { | |
3350 | if (!qed_iov_is_valid_vfid(hwfn, i, false)) | |
3351 | continue; | |
3352 | ||
3353 | rc = qed_iov_init_hw_for_vf(hwfn, | |
3354 | ptt, i, num_sbs / num); | |
3355 | if (rc) { | |
3356 | DP_ERR(cdev, "Failed to enable VF[%d]\n", i); | |
3357 | qed_ptt_release(hwfn, ptt); | |
3358 | goto err; | |
3359 | } | |
3360 | } | |
3361 | ||
3362 | qed_ptt_release(hwfn, ptt); | |
3363 | } | |
3364 | ||
3365 | /* Enable SRIOV PCIe functions */ | |
3366 | rc = pci_enable_sriov(cdev->pdev, num); | |
3367 | if (rc) { | |
3368 | DP_ERR(cdev, "Failed to enable sriov [%d]\n", rc); | |
3369 | goto err; | |
3370 | } | |
3371 | ||
3372 | return num; | |
3373 | ||
3374 | err: | |
3375 | qed_sriov_disable(cdev, false); | |
3376 | return rc; | |
3377 | } | |
3378 | ||
3379 | static int qed_sriov_configure(struct qed_dev *cdev, int num_vfs_param) | |
3380 | { | |
3381 | if (!IS_QED_SRIOV(cdev)) { | |
3382 | DP_VERBOSE(cdev, QED_MSG_IOV, "SR-IOV is not supported\n"); | |
3383 | return -EOPNOTSUPP; | |
3384 | } | |
3385 | ||
3386 | if (num_vfs_param) | |
3387 | return qed_sriov_enable(cdev, num_vfs_param); | |
3388 | else | |
3389 | return qed_sriov_disable(cdev, true); | |
3390 | } | |
3391 | ||
eff16960 YM |
3392 | static int qed_sriov_pf_set_mac(struct qed_dev *cdev, u8 *mac, int vfid) |
3393 | { | |
3394 | int i; | |
3395 | ||
3396 | if (!IS_QED_SRIOV(cdev) || !IS_PF_SRIOV_ALLOC(&cdev->hwfns[0])) { | |
3397 | DP_VERBOSE(cdev, QED_MSG_IOV, | |
3398 | "Cannot set a VF MAC; Sriov is not enabled\n"); | |
3399 | return -EINVAL; | |
3400 | } | |
3401 | ||
3402 | if (!qed_iov_is_valid_vfid(&cdev->hwfns[0], vfid, true)) { | |
3403 | DP_VERBOSE(cdev, QED_MSG_IOV, | |
3404 | "Cannot set VF[%d] MAC (VF is not active)\n", vfid); | |
3405 | return -EINVAL; | |
3406 | } | |
3407 | ||
3408 | for_each_hwfn(cdev, i) { | |
3409 | struct qed_hwfn *hwfn = &cdev->hwfns[i]; | |
3410 | struct qed_public_vf_info *vf_info; | |
3411 | ||
3412 | vf_info = qed_iov_get_public_vf_info(hwfn, vfid, true); | |
3413 | if (!vf_info) | |
3414 | continue; | |
3415 | ||
3416 | /* Set the forced MAC, and schedule the IOV task */ | |
3417 | ether_addr_copy(vf_info->forced_mac, mac); | |
3418 | qed_schedule_iov(hwfn, QED_IOV_WQ_SET_UNICAST_FILTER_FLAG); | |
3419 | } | |
3420 | ||
3421 | return 0; | |
3422 | } | |
3423 | ||
08feecd7 YM |
3424 | static int qed_sriov_pf_set_vlan(struct qed_dev *cdev, u16 vid, int vfid) |
3425 | { | |
3426 | int i; | |
3427 | ||
3428 | if (!IS_QED_SRIOV(cdev) || !IS_PF_SRIOV_ALLOC(&cdev->hwfns[0])) { | |
3429 | DP_VERBOSE(cdev, QED_MSG_IOV, | |
3430 | "Cannot set a VF MAC; Sriov is not enabled\n"); | |
3431 | return -EINVAL; | |
3432 | } | |
3433 | ||
3434 | if (!qed_iov_is_valid_vfid(&cdev->hwfns[0], vfid, true)) { | |
3435 | DP_VERBOSE(cdev, QED_MSG_IOV, | |
3436 | "Cannot set VF[%d] MAC (VF is not active)\n", vfid); | |
3437 | return -EINVAL; | |
3438 | } | |
3439 | ||
3440 | for_each_hwfn(cdev, i) { | |
3441 | struct qed_hwfn *hwfn = &cdev->hwfns[i]; | |
3442 | struct qed_public_vf_info *vf_info; | |
3443 | ||
3444 | vf_info = qed_iov_get_public_vf_info(hwfn, vfid, true); | |
3445 | if (!vf_info) | |
3446 | continue; | |
3447 | ||
3448 | /* Set the forced vlan, and schedule the IOV task */ | |
3449 | vf_info->forced_vlan = vid; | |
3450 | qed_schedule_iov(hwfn, QED_IOV_WQ_SET_UNICAST_FILTER_FLAG); | |
3451 | } | |
3452 | ||
3453 | return 0; | |
3454 | } | |
3455 | ||
73390ac9 YM |
3456 | static int qed_get_vf_config(struct qed_dev *cdev, |
3457 | int vf_id, struct ifla_vf_info *ivi) | |
3458 | { | |
3459 | struct qed_hwfn *hwfn = QED_LEADING_HWFN(cdev); | |
3460 | struct qed_public_vf_info *vf_info; | |
3461 | struct qed_mcp_link_state link; | |
3462 | u32 tx_rate; | |
3463 | ||
3464 | /* Sanitize request */ | |
3465 | if (IS_VF(cdev)) | |
3466 | return -EINVAL; | |
3467 | ||
3468 | if (!qed_iov_is_valid_vfid(&cdev->hwfns[0], vf_id, true)) { | |
3469 | DP_VERBOSE(cdev, QED_MSG_IOV, | |
3470 | "VF index [%d] isn't active\n", vf_id); | |
3471 | return -EINVAL; | |
3472 | } | |
3473 | ||
3474 | vf_info = qed_iov_get_public_vf_info(hwfn, vf_id, true); | |
3475 | ||
3476 | qed_iov_get_link(hwfn, vf_id, NULL, &link, NULL); | |
3477 | ||
3478 | /* Fill information about VF */ | |
3479 | ivi->vf = vf_id; | |
3480 | ||
3481 | if (is_valid_ether_addr(vf_info->forced_mac)) | |
3482 | ether_addr_copy(ivi->mac, vf_info->forced_mac); | |
3483 | else | |
3484 | ether_addr_copy(ivi->mac, vf_info->mac); | |
3485 | ||
3486 | ivi->vlan = vf_info->forced_vlan; | |
3487 | ivi->spoofchk = qed_iov_spoofchk_get(hwfn, vf_id); | |
3488 | ivi->linkstate = vf_info->link_state; | |
3489 | tx_rate = vf_info->tx_rate; | |
3490 | ivi->max_tx_rate = tx_rate ? tx_rate : link.speed; | |
3491 | ivi->min_tx_rate = qed_iov_get_vf_min_rate(hwfn, vf_id); | |
3492 | ||
3493 | return 0; | |
3494 | } | |
3495 | ||
36558c3d YM |
3496 | void qed_inform_vf_link_state(struct qed_hwfn *hwfn) |
3497 | { | |
3498 | struct qed_mcp_link_capabilities caps; | |
3499 | struct qed_mcp_link_params params; | |
3500 | struct qed_mcp_link_state link; | |
3501 | int i; | |
3502 | ||
3503 | if (!hwfn->pf_iov_info) | |
3504 | return; | |
3505 | ||
3506 | /* Update bulletin of all future possible VFs with link configuration */ | |
3507 | for (i = 0; i < hwfn->cdev->p_iov_info->total_vfs; i++) { | |
733def6a YM |
3508 | struct qed_public_vf_info *vf_info; |
3509 | ||
3510 | vf_info = qed_iov_get_public_vf_info(hwfn, i, false); | |
3511 | if (!vf_info) | |
3512 | continue; | |
3513 | ||
36558c3d YM |
3514 | memcpy(¶ms, qed_mcp_get_link_params(hwfn), sizeof(params)); |
3515 | memcpy(&link, qed_mcp_get_link_state(hwfn), sizeof(link)); | |
3516 | memcpy(&caps, qed_mcp_get_link_capabilities(hwfn), | |
3517 | sizeof(caps)); | |
3518 | ||
733def6a YM |
3519 | /* Modify link according to the VF's configured link state */ |
3520 | switch (vf_info->link_state) { | |
3521 | case IFLA_VF_LINK_STATE_DISABLE: | |
3522 | link.link_up = false; | |
3523 | break; | |
3524 | case IFLA_VF_LINK_STATE_ENABLE: | |
3525 | link.link_up = true; | |
3526 | /* Set speed according to maximum supported by HW. | |
3527 | * that is 40G for regular devices and 100G for CMT | |
3528 | * mode devices. | |
3529 | */ | |
3530 | link.speed = (hwfn->cdev->num_hwfns > 1) ? | |
3531 | 100000 : 40000; | |
3532 | default: | |
3533 | /* In auto mode pass PF link image to VF */ | |
3534 | break; | |
3535 | } | |
3536 | ||
3537 | if (link.link_up && vf_info->tx_rate) { | |
3538 | struct qed_ptt *ptt; | |
3539 | int rate; | |
3540 | ||
3541 | rate = min_t(int, vf_info->tx_rate, link.speed); | |
3542 | ||
3543 | ptt = qed_ptt_acquire(hwfn); | |
3544 | if (!ptt) { | |
3545 | DP_NOTICE(hwfn, "Failed to acquire PTT\n"); | |
3546 | return; | |
3547 | } | |
3548 | ||
3549 | if (!qed_iov_configure_tx_rate(hwfn, ptt, i, rate)) { | |
3550 | vf_info->tx_rate = rate; | |
3551 | link.speed = rate; | |
3552 | } | |
3553 | ||
3554 | qed_ptt_release(hwfn, ptt); | |
3555 | } | |
3556 | ||
36558c3d YM |
3557 | qed_iov_set_link(hwfn, i, ¶ms, &link, &caps); |
3558 | } | |
3559 | ||
3560 | qed_schedule_iov(hwfn, QED_IOV_WQ_BULLETIN_UPDATE_FLAG); | |
3561 | } | |
3562 | ||
733def6a YM |
3563 | static int qed_set_vf_link_state(struct qed_dev *cdev, |
3564 | int vf_id, int link_state) | |
3565 | { | |
3566 | int i; | |
3567 | ||
3568 | /* Sanitize request */ | |
3569 | if (IS_VF(cdev)) | |
3570 | return -EINVAL; | |
3571 | ||
3572 | if (!qed_iov_is_valid_vfid(&cdev->hwfns[0], vf_id, true)) { | |
3573 | DP_VERBOSE(cdev, QED_MSG_IOV, | |
3574 | "VF index [%d] isn't active\n", vf_id); | |
3575 | return -EINVAL; | |
3576 | } | |
3577 | ||
3578 | /* Handle configuration of link state */ | |
3579 | for_each_hwfn(cdev, i) { | |
3580 | struct qed_hwfn *hwfn = &cdev->hwfns[i]; | |
3581 | struct qed_public_vf_info *vf; | |
3582 | ||
3583 | vf = qed_iov_get_public_vf_info(hwfn, vf_id, true); | |
3584 | if (!vf) | |
3585 | continue; | |
3586 | ||
3587 | if (vf->link_state == link_state) | |
3588 | continue; | |
3589 | ||
3590 | vf->link_state = link_state; | |
3591 | qed_inform_vf_link_state(&cdev->hwfns[i]); | |
3592 | } | |
3593 | ||
3594 | return 0; | |
3595 | } | |
3596 | ||
6ddc7608 YM |
3597 | static int qed_spoof_configure(struct qed_dev *cdev, int vfid, bool val) |
3598 | { | |
3599 | int i, rc = -EINVAL; | |
3600 | ||
3601 | for_each_hwfn(cdev, i) { | |
3602 | struct qed_hwfn *p_hwfn = &cdev->hwfns[i]; | |
3603 | ||
3604 | rc = qed_iov_spoofchk_set(p_hwfn, vfid, val); | |
3605 | if (rc) | |
3606 | break; | |
3607 | } | |
3608 | ||
3609 | return rc; | |
3610 | } | |
3611 | ||
733def6a YM |
3612 | static int qed_configure_max_vf_rate(struct qed_dev *cdev, int vfid, int rate) |
3613 | { | |
3614 | int i; | |
3615 | ||
3616 | for_each_hwfn(cdev, i) { | |
3617 | struct qed_hwfn *p_hwfn = &cdev->hwfns[i]; | |
3618 | struct qed_public_vf_info *vf; | |
3619 | ||
3620 | if (!qed_iov_pf_sanity_check(p_hwfn, vfid)) { | |
3621 | DP_NOTICE(p_hwfn, | |
3622 | "SR-IOV sanity check failed, can't set tx rate\n"); | |
3623 | return -EINVAL; | |
3624 | } | |
3625 | ||
3626 | vf = qed_iov_get_public_vf_info(p_hwfn, vfid, true); | |
3627 | ||
3628 | vf->tx_rate = rate; | |
3629 | ||
3630 | qed_inform_vf_link_state(p_hwfn); | |
3631 | } | |
3632 | ||
3633 | return 0; | |
3634 | } | |
3635 | ||
3636 | static int qed_set_vf_rate(struct qed_dev *cdev, | |
3637 | int vfid, u32 min_rate, u32 max_rate) | |
3638 | { | |
3639 | int rc_min = 0, rc_max = 0; | |
3640 | ||
3641 | if (max_rate) | |
3642 | rc_max = qed_configure_max_vf_rate(cdev, vfid, max_rate); | |
3643 | ||
3644 | if (min_rate) | |
3645 | rc_min = qed_iov_configure_min_tx_rate(cdev, vfid, min_rate); | |
3646 | ||
3647 | if (rc_max | rc_min) | |
3648 | return -EINVAL; | |
3649 | ||
3650 | return 0; | |
3651 | } | |
3652 | ||
37bff2b9 YM |
3653 | static void qed_handle_vf_msg(struct qed_hwfn *hwfn) |
3654 | { | |
3655 | u64 events[QED_VF_ARRAY_LENGTH]; | |
3656 | struct qed_ptt *ptt; | |
3657 | int i; | |
3658 | ||
3659 | ptt = qed_ptt_acquire(hwfn); | |
3660 | if (!ptt) { | |
3661 | DP_VERBOSE(hwfn, QED_MSG_IOV, | |
3662 | "Can't acquire PTT; re-scheduling\n"); | |
3663 | qed_schedule_iov(hwfn, QED_IOV_WQ_MSG_FLAG); | |
3664 | return; | |
3665 | } | |
3666 | ||
3667 | qed_iov_pf_get_and_clear_pending_events(hwfn, events); | |
3668 | ||
3669 | DP_VERBOSE(hwfn, QED_MSG_IOV, | |
3670 | "Event mask of VF events: 0x%llx 0x%llx 0x%llx\n", | |
3671 | events[0], events[1], events[2]); | |
3672 | ||
3673 | qed_for_each_vf(hwfn, i) { | |
3674 | /* Skip VFs with no pending messages */ | |
3675 | if (!(events[i / 64] & (1ULL << (i % 64)))) | |
3676 | continue; | |
3677 | ||
3678 | DP_VERBOSE(hwfn, QED_MSG_IOV, | |
3679 | "Handling VF message from VF 0x%02x [Abs 0x%02x]\n", | |
3680 | i, hwfn->cdev->p_iov_info->first_vf_in_pf + i); | |
3681 | ||
3682 | /* Copy VF's message to PF's request buffer for that VF */ | |
3683 | if (qed_iov_copy_vf_msg(hwfn, ptt, i)) | |
3684 | continue; | |
3685 | ||
3686 | qed_iov_process_mbx_req(hwfn, ptt, i); | |
3687 | } | |
3688 | ||
3689 | qed_ptt_release(hwfn, ptt); | |
3690 | } | |
3691 | ||
08feecd7 YM |
3692 | static void qed_handle_pf_set_vf_unicast(struct qed_hwfn *hwfn) |
3693 | { | |
3694 | int i; | |
3695 | ||
3696 | qed_for_each_vf(hwfn, i) { | |
3697 | struct qed_public_vf_info *info; | |
3698 | bool update = false; | |
eff16960 | 3699 | u8 *mac; |
08feecd7 YM |
3700 | |
3701 | info = qed_iov_get_public_vf_info(hwfn, i, true); | |
3702 | if (!info) | |
3703 | continue; | |
3704 | ||
3705 | /* Update data on bulletin board */ | |
eff16960 YM |
3706 | mac = qed_iov_bulletin_get_forced_mac(hwfn, i); |
3707 | if (is_valid_ether_addr(info->forced_mac) && | |
3708 | (!mac || !ether_addr_equal(mac, info->forced_mac))) { | |
3709 | DP_VERBOSE(hwfn, | |
3710 | QED_MSG_IOV, | |
3711 | "Handling PF setting of VF MAC to VF 0x%02x [Abs 0x%02x]\n", | |
3712 | i, | |
3713 | hwfn->cdev->p_iov_info->first_vf_in_pf + i); | |
3714 | ||
3715 | /* Update bulletin board with forced MAC */ | |
3716 | qed_iov_bulletin_set_forced_mac(hwfn, | |
3717 | info->forced_mac, i); | |
3718 | update = true; | |
3719 | } | |
08feecd7 YM |
3720 | |
3721 | if (qed_iov_bulletin_get_forced_vlan(hwfn, i) ^ | |
3722 | info->forced_vlan) { | |
3723 | DP_VERBOSE(hwfn, | |
3724 | QED_MSG_IOV, | |
3725 | "Handling PF setting of pvid [0x%04x] to VF 0x%02x [Abs 0x%02x]\n", | |
3726 | info->forced_vlan, | |
3727 | i, | |
3728 | hwfn->cdev->p_iov_info->first_vf_in_pf + i); | |
3729 | qed_iov_bulletin_set_forced_vlan(hwfn, | |
3730 | info->forced_vlan, i); | |
3731 | update = true; | |
3732 | } | |
3733 | ||
3734 | if (update) | |
3735 | qed_schedule_iov(hwfn, QED_IOV_WQ_BULLETIN_UPDATE_FLAG); | |
3736 | } | |
3737 | } | |
3738 | ||
36558c3d YM |
3739 | static void qed_handle_bulletin_post(struct qed_hwfn *hwfn) |
3740 | { | |
3741 | struct qed_ptt *ptt; | |
3742 | int i; | |
3743 | ||
3744 | ptt = qed_ptt_acquire(hwfn); | |
3745 | if (!ptt) { | |
3746 | DP_NOTICE(hwfn, "Failed allocating a ptt entry\n"); | |
3747 | qed_schedule_iov(hwfn, QED_IOV_WQ_BULLETIN_UPDATE_FLAG); | |
3748 | return; | |
3749 | } | |
3750 | ||
3751 | qed_for_each_vf(hwfn, i) | |
3752 | qed_iov_post_vf_bulletin(hwfn, i, ptt); | |
3753 | ||
3754 | qed_ptt_release(hwfn, ptt); | |
3755 | } | |
3756 | ||
37bff2b9 YM |
3757 | void qed_iov_pf_task(struct work_struct *work) |
3758 | { | |
3759 | struct qed_hwfn *hwfn = container_of(work, struct qed_hwfn, | |
3760 | iov_task.work); | |
0b55e27d | 3761 | int rc; |
37bff2b9 YM |
3762 | |
3763 | if (test_and_clear_bit(QED_IOV_WQ_STOP_WQ_FLAG, &hwfn->iov_task_flags)) | |
3764 | return; | |
3765 | ||
0b55e27d YM |
3766 | if (test_and_clear_bit(QED_IOV_WQ_FLR_FLAG, &hwfn->iov_task_flags)) { |
3767 | struct qed_ptt *ptt = qed_ptt_acquire(hwfn); | |
3768 | ||
3769 | if (!ptt) { | |
3770 | qed_schedule_iov(hwfn, QED_IOV_WQ_FLR_FLAG); | |
3771 | return; | |
3772 | } | |
3773 | ||
3774 | rc = qed_iov_vf_flr_cleanup(hwfn, ptt); | |
3775 | if (rc) | |
3776 | qed_schedule_iov(hwfn, QED_IOV_WQ_FLR_FLAG); | |
3777 | ||
3778 | qed_ptt_release(hwfn, ptt); | |
3779 | } | |
3780 | ||
37bff2b9 YM |
3781 | if (test_and_clear_bit(QED_IOV_WQ_MSG_FLAG, &hwfn->iov_task_flags)) |
3782 | qed_handle_vf_msg(hwfn); | |
08feecd7 YM |
3783 | |
3784 | if (test_and_clear_bit(QED_IOV_WQ_SET_UNICAST_FILTER_FLAG, | |
3785 | &hwfn->iov_task_flags)) | |
3786 | qed_handle_pf_set_vf_unicast(hwfn); | |
3787 | ||
36558c3d YM |
3788 | if (test_and_clear_bit(QED_IOV_WQ_BULLETIN_UPDATE_FLAG, |
3789 | &hwfn->iov_task_flags)) | |
3790 | qed_handle_bulletin_post(hwfn); | |
37bff2b9 YM |
3791 | } |
3792 | ||
3793 | void qed_iov_wq_stop(struct qed_dev *cdev, bool schedule_first) | |
3794 | { | |
3795 | int i; | |
3796 | ||
3797 | for_each_hwfn(cdev, i) { | |
3798 | if (!cdev->hwfns[i].iov_wq) | |
3799 | continue; | |
3800 | ||
3801 | if (schedule_first) { | |
3802 | qed_schedule_iov(&cdev->hwfns[i], | |
3803 | QED_IOV_WQ_STOP_WQ_FLAG); | |
3804 | cancel_delayed_work_sync(&cdev->hwfns[i].iov_task); | |
3805 | } | |
3806 | ||
3807 | flush_workqueue(cdev->hwfns[i].iov_wq); | |
3808 | destroy_workqueue(cdev->hwfns[i].iov_wq); | |
3809 | } | |
3810 | } | |
3811 | ||
3812 | int qed_iov_wq_start(struct qed_dev *cdev) | |
3813 | { | |
3814 | char name[NAME_SIZE]; | |
3815 | int i; | |
3816 | ||
3817 | for_each_hwfn(cdev, i) { | |
3818 | struct qed_hwfn *p_hwfn = &cdev->hwfns[i]; | |
3819 | ||
36558c3d YM |
3820 | /* PFs needs a dedicated workqueue only if they support IOV. |
3821 | * VFs always require one. | |
3822 | */ | |
3823 | if (IS_PF(p_hwfn->cdev) && !IS_PF_SRIOV(p_hwfn)) | |
37bff2b9 YM |
3824 | continue; |
3825 | ||
3826 | snprintf(name, NAME_SIZE, "iov-%02x:%02x.%02x", | |
3827 | cdev->pdev->bus->number, | |
3828 | PCI_SLOT(cdev->pdev->devfn), p_hwfn->abs_pf_id); | |
3829 | ||
3830 | p_hwfn->iov_wq = create_singlethread_workqueue(name); | |
3831 | if (!p_hwfn->iov_wq) { | |
3832 | DP_NOTICE(p_hwfn, "Cannot create iov workqueue\n"); | |
3833 | return -ENOMEM; | |
3834 | } | |
3835 | ||
36558c3d YM |
3836 | if (IS_PF(cdev)) |
3837 | INIT_DELAYED_WORK(&p_hwfn->iov_task, qed_iov_pf_task); | |
3838 | else | |
3839 | INIT_DELAYED_WORK(&p_hwfn->iov_task, qed_iov_vf_task); | |
37bff2b9 YM |
3840 | } |
3841 | ||
3842 | return 0; | |
3843 | } | |
0b55e27d YM |
3844 | |
3845 | const struct qed_iov_hv_ops qed_iov_ops_pass = { | |
3846 | .configure = &qed_sriov_configure, | |
eff16960 | 3847 | .set_mac = &qed_sriov_pf_set_mac, |
08feecd7 | 3848 | .set_vlan = &qed_sriov_pf_set_vlan, |
73390ac9 | 3849 | .get_config = &qed_get_vf_config, |
733def6a | 3850 | .set_link_state = &qed_set_vf_link_state, |
6ddc7608 | 3851 | .set_spoof = &qed_spoof_configure, |
733def6a | 3852 | .set_rate = &qed_set_vf_rate, |
0b55e27d | 3853 | }; |