Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
302bdf68 | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
adec640e | 33 | #include <linux/highmem.h> |
e126ba97 EC |
34 | #include <linux/module.h> |
35 | #include <linux/init.h> | |
36 | #include <linux/errno.h> | |
37 | #include <linux/pci.h> | |
38 | #include <linux/dma-mapping.h> | |
39 | #include <linux/slab.h> | |
40 | #include <linux/io-mapping.h> | |
db058a18 | 41 | #include <linux/interrupt.h> |
e3297246 | 42 | #include <linux/delay.h> |
e126ba97 EC |
43 | #include <linux/mlx5/driver.h> |
44 | #include <linux/mlx5/cq.h> | |
45 | #include <linux/mlx5/qp.h> | |
46 | #include <linux/mlx5/srq.h> | |
47 | #include <linux/debugfs.h> | |
f66f049f | 48 | #include <linux/kmod.h> |
b775516b | 49 | #include <linux/mlx5/mlx5_ifc.h> |
5a7b27eb MG |
50 | #ifdef CONFIG_RFS_ACCEL |
51 | #include <linux/cpu_rmap.h> | |
52 | #endif | |
feae9087 | 53 | #include <net/devlink.h> |
e126ba97 | 54 | #include "mlx5_core.h" |
86d722ad | 55 | #include "fs_core.h" |
eeb66cdb | 56 | #include "lib/mpfs.h" |
073bb189 | 57 | #include "eswitch.h" |
52ec462e | 58 | #include "lib/mlx5.h" |
e29341fb | 59 | #include "fpga/core.h" |
bebb23e6 | 60 | #include "accel/ipsec.h" |
e126ba97 | 61 | |
e126ba97 | 62 | MODULE_AUTHOR("Eli Cohen <eli@mellanox.com>"); |
4ae6c18c | 63 | MODULE_DESCRIPTION("Mellanox Connect-IB, ConnectX-4 core driver"); |
e126ba97 EC |
64 | MODULE_LICENSE("Dual BSD/GPL"); |
65 | MODULE_VERSION(DRIVER_VERSION); | |
66 | ||
f663ad98 KH |
67 | unsigned int mlx5_core_debug_mask; |
68 | module_param_named(debug_mask, mlx5_core_debug_mask, uint, 0644); | |
e126ba97 EC |
69 | MODULE_PARM_DESC(debug_mask, "debug mask: 1 = dump cmd data, 2 = dump cmd exec time, 3 = both. Default=0"); |
70 | ||
9603b61d | 71 | #define MLX5_DEFAULT_PROF 2 |
f663ad98 KH |
72 | static unsigned int prof_sel = MLX5_DEFAULT_PROF; |
73 | module_param_named(prof_sel, prof_sel, uint, 0444); | |
9603b61d JM |
74 | MODULE_PARM_DESC(prof_sel, "profile selector. Valid range 0 - 2"); |
75 | ||
f91e6d89 EBE |
76 | enum { |
77 | MLX5_ATOMIC_REQ_MODE_BE = 0x0, | |
78 | MLX5_ATOMIC_REQ_MODE_HOST_ENDIANNESS = 0x1, | |
79 | }; | |
80 | ||
9603b61d JM |
81 | static struct mlx5_profile profile[] = { |
82 | [0] = { | |
83 | .mask = 0, | |
84 | }, | |
85 | [1] = { | |
86 | .mask = MLX5_PROF_MASK_QP_SIZE, | |
87 | .log_max_qp = 12, | |
88 | }, | |
89 | [2] = { | |
90 | .mask = MLX5_PROF_MASK_QP_SIZE | | |
91 | MLX5_PROF_MASK_MR_CACHE, | |
5f40b4ed | 92 | .log_max_qp = 18, |
9603b61d JM |
93 | .mr_cache[0] = { |
94 | .size = 500, | |
95 | .limit = 250 | |
96 | }, | |
97 | .mr_cache[1] = { | |
98 | .size = 500, | |
99 | .limit = 250 | |
100 | }, | |
101 | .mr_cache[2] = { | |
102 | .size = 500, | |
103 | .limit = 250 | |
104 | }, | |
105 | .mr_cache[3] = { | |
106 | .size = 500, | |
107 | .limit = 250 | |
108 | }, | |
109 | .mr_cache[4] = { | |
110 | .size = 500, | |
111 | .limit = 250 | |
112 | }, | |
113 | .mr_cache[5] = { | |
114 | .size = 500, | |
115 | .limit = 250 | |
116 | }, | |
117 | .mr_cache[6] = { | |
118 | .size = 500, | |
119 | .limit = 250 | |
120 | }, | |
121 | .mr_cache[7] = { | |
122 | .size = 500, | |
123 | .limit = 250 | |
124 | }, | |
125 | .mr_cache[8] = { | |
126 | .size = 500, | |
127 | .limit = 250 | |
128 | }, | |
129 | .mr_cache[9] = { | |
130 | .size = 500, | |
131 | .limit = 250 | |
132 | }, | |
133 | .mr_cache[10] = { | |
134 | .size = 500, | |
135 | .limit = 250 | |
136 | }, | |
137 | .mr_cache[11] = { | |
138 | .size = 500, | |
139 | .limit = 250 | |
140 | }, | |
141 | .mr_cache[12] = { | |
142 | .size = 64, | |
143 | .limit = 32 | |
144 | }, | |
145 | .mr_cache[13] = { | |
146 | .size = 32, | |
147 | .limit = 16 | |
148 | }, | |
149 | .mr_cache[14] = { | |
150 | .size = 16, | |
151 | .limit = 8 | |
152 | }, | |
153 | .mr_cache[15] = { | |
154 | .size = 8, | |
155 | .limit = 4 | |
156 | }, | |
7d0cc6ed AK |
157 | .mr_cache[16] = { |
158 | .size = 8, | |
159 | .limit = 4 | |
160 | }, | |
161 | .mr_cache[17] = { | |
162 | .size = 8, | |
163 | .limit = 4 | |
164 | }, | |
165 | .mr_cache[18] = { | |
166 | .size = 8, | |
167 | .limit = 4 | |
168 | }, | |
169 | .mr_cache[19] = { | |
170 | .size = 4, | |
171 | .limit = 2 | |
172 | }, | |
173 | .mr_cache[20] = { | |
174 | .size = 4, | |
175 | .limit = 2 | |
176 | }, | |
9603b61d JM |
177 | }, |
178 | }; | |
e126ba97 | 179 | |
6c780a02 EC |
180 | #define FW_INIT_TIMEOUT_MILI 2000 |
181 | #define FW_INIT_WAIT_MS 2 | |
182 | #define FW_PRE_INIT_TIMEOUT_MILI 10000 | |
e3297246 EC |
183 | |
184 | static int wait_fw_init(struct mlx5_core_dev *dev, u32 max_wait_mili) | |
185 | { | |
186 | unsigned long end = jiffies + msecs_to_jiffies(max_wait_mili); | |
187 | int err = 0; | |
188 | ||
189 | while (fw_initializing(dev)) { | |
190 | if (time_after(jiffies, end)) { | |
191 | err = -EBUSY; | |
192 | break; | |
193 | } | |
194 | msleep(FW_INIT_WAIT_MS); | |
195 | } | |
196 | ||
197 | return err; | |
198 | } | |
199 | ||
012e50e1 HN |
200 | static void mlx5_set_driver_version(struct mlx5_core_dev *dev) |
201 | { | |
202 | int driver_ver_sz = MLX5_FLD_SZ_BYTES(set_driver_version_in, | |
203 | driver_version); | |
204 | u8 in[MLX5_ST_SZ_BYTES(set_driver_version_in)] = {0}; | |
205 | u8 out[MLX5_ST_SZ_BYTES(set_driver_version_out)] = {0}; | |
206 | int remaining_size = driver_ver_sz; | |
207 | char *string; | |
208 | ||
209 | if (!MLX5_CAP_GEN(dev, driver_version)) | |
210 | return; | |
211 | ||
212 | string = MLX5_ADDR_OF(set_driver_version_in, in, driver_version); | |
213 | ||
214 | strncpy(string, "Linux", remaining_size); | |
215 | ||
216 | remaining_size = max_t(int, 0, driver_ver_sz - strlen(string)); | |
217 | strncat(string, ",", remaining_size); | |
218 | ||
219 | remaining_size = max_t(int, 0, driver_ver_sz - strlen(string)); | |
220 | strncat(string, DRIVER_NAME, remaining_size); | |
221 | ||
222 | remaining_size = max_t(int, 0, driver_ver_sz - strlen(string)); | |
223 | strncat(string, ",", remaining_size); | |
224 | ||
225 | remaining_size = max_t(int, 0, driver_ver_sz - strlen(string)); | |
226 | strncat(string, DRIVER_VERSION, remaining_size); | |
227 | ||
228 | /*Send the command*/ | |
229 | MLX5_SET(set_driver_version_in, in, opcode, | |
230 | MLX5_CMD_OP_SET_DRIVER_VERSION); | |
231 | ||
232 | mlx5_cmd_exec(dev, in, sizeof(in), out, sizeof(out)); | |
233 | } | |
234 | ||
e126ba97 EC |
235 | static int set_dma_caps(struct pci_dev *pdev) |
236 | { | |
237 | int err; | |
238 | ||
239 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)); | |
240 | if (err) { | |
1a91de28 | 241 | dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask\n"); |
e126ba97 EC |
242 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
243 | if (err) { | |
1a91de28 | 244 | dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting\n"); |
e126ba97 EC |
245 | return err; |
246 | } | |
247 | } | |
248 | ||
249 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)); | |
250 | if (err) { | |
251 | dev_warn(&pdev->dev, | |
1a91de28 | 252 | "Warning: couldn't set 64-bit consistent PCI DMA mask\n"); |
e126ba97 EC |
253 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)); |
254 | if (err) { | |
255 | dev_err(&pdev->dev, | |
1a91de28 | 256 | "Can't set consistent PCI DMA mask, aborting\n"); |
e126ba97 EC |
257 | return err; |
258 | } | |
259 | } | |
260 | ||
261 | dma_set_max_seg_size(&pdev->dev, 2u * 1024 * 1024 * 1024); | |
262 | return err; | |
263 | } | |
264 | ||
89d44f0a MD |
265 | static int mlx5_pci_enable_device(struct mlx5_core_dev *dev) |
266 | { | |
267 | struct pci_dev *pdev = dev->pdev; | |
268 | int err = 0; | |
269 | ||
270 | mutex_lock(&dev->pci_status_mutex); | |
271 | if (dev->pci_status == MLX5_PCI_STATUS_DISABLED) { | |
272 | err = pci_enable_device(pdev); | |
273 | if (!err) | |
274 | dev->pci_status = MLX5_PCI_STATUS_ENABLED; | |
275 | } | |
276 | mutex_unlock(&dev->pci_status_mutex); | |
277 | ||
278 | return err; | |
279 | } | |
280 | ||
281 | static void mlx5_pci_disable_device(struct mlx5_core_dev *dev) | |
282 | { | |
283 | struct pci_dev *pdev = dev->pdev; | |
284 | ||
285 | mutex_lock(&dev->pci_status_mutex); | |
286 | if (dev->pci_status == MLX5_PCI_STATUS_ENABLED) { | |
287 | pci_disable_device(pdev); | |
288 | dev->pci_status = MLX5_PCI_STATUS_DISABLED; | |
289 | } | |
290 | mutex_unlock(&dev->pci_status_mutex); | |
291 | } | |
292 | ||
e126ba97 EC |
293 | static int request_bar(struct pci_dev *pdev) |
294 | { | |
295 | int err = 0; | |
296 | ||
297 | if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) { | |
1a91de28 | 298 | dev_err(&pdev->dev, "Missing registers BAR, aborting\n"); |
e126ba97 EC |
299 | return -ENODEV; |
300 | } | |
301 | ||
302 | err = pci_request_regions(pdev, DRIVER_NAME); | |
303 | if (err) | |
304 | dev_err(&pdev->dev, "Couldn't get PCI resources, aborting\n"); | |
305 | ||
306 | return err; | |
307 | } | |
308 | ||
309 | static void release_bar(struct pci_dev *pdev) | |
310 | { | |
311 | pci_release_regions(pdev); | |
312 | } | |
313 | ||
314 | static int mlx5_enable_msix(struct mlx5_core_dev *dev) | |
315 | { | |
db058a18 SM |
316 | struct mlx5_priv *priv = &dev->priv; |
317 | struct mlx5_eq_table *table = &priv->eq_table; | |
938fe83c | 318 | int num_eqs = 1 << MLX5_CAP_GEN(dev, log_max_eq); |
e126ba97 | 319 | int nvec; |
e126ba97 EC |
320 | int i; |
321 | ||
938fe83c SM |
322 | nvec = MLX5_CAP_GEN(dev, num_ports) * num_online_cpus() + |
323 | MLX5_EQ_VEC_COMP_BASE; | |
e126ba97 EC |
324 | nvec = min_t(int, nvec, num_eqs); |
325 | if (nvec <= MLX5_EQ_VEC_COMP_BASE) | |
326 | return -ENOMEM; | |
327 | ||
db058a18 SM |
328 | priv->msix_arr = kcalloc(nvec, sizeof(*priv->msix_arr), GFP_KERNEL); |
329 | ||
330 | priv->irq_info = kcalloc(nvec, sizeof(*priv->irq_info), GFP_KERNEL); | |
331 | if (!priv->msix_arr || !priv->irq_info) | |
332 | goto err_free_msix; | |
e126ba97 EC |
333 | |
334 | for (i = 0; i < nvec; i++) | |
db058a18 | 335 | priv->msix_arr[i].entry = i; |
e126ba97 | 336 | |
db058a18 | 337 | nvec = pci_enable_msix_range(dev->pdev, priv->msix_arr, |
3a9e161a | 338 | MLX5_EQ_VEC_COMP_BASE + 1, nvec); |
f3c9407b AG |
339 | if (nvec < 0) |
340 | return nvec; | |
e126ba97 | 341 | |
f3c9407b | 342 | table->num_comp_vectors = nvec - MLX5_EQ_VEC_COMP_BASE; |
e126ba97 EC |
343 | |
344 | return 0; | |
db058a18 SM |
345 | |
346 | err_free_msix: | |
347 | kfree(priv->irq_info); | |
348 | kfree(priv->msix_arr); | |
349 | return -ENOMEM; | |
e126ba97 EC |
350 | } |
351 | ||
352 | static void mlx5_disable_msix(struct mlx5_core_dev *dev) | |
353 | { | |
db058a18 | 354 | struct mlx5_priv *priv = &dev->priv; |
e126ba97 EC |
355 | |
356 | pci_disable_msix(dev->pdev); | |
db058a18 SM |
357 | kfree(priv->irq_info); |
358 | kfree(priv->msix_arr); | |
e126ba97 EC |
359 | } |
360 | ||
bd10838a | 361 | struct mlx5_reg_host_endianness { |
e126ba97 EC |
362 | u8 he; |
363 | u8 rsvd[15]; | |
364 | }; | |
365 | ||
87b8de49 EC |
366 | #define CAP_MASK(pos, size) ((u64)((1 << (size)) - 1) << (pos)) |
367 | ||
368 | enum { | |
c7a08ac7 EC |
369 | MLX5_CAP_BITS_RW_MASK = CAP_MASK(MLX5_CAP_OFF_CMDIF_CSUM, 2) | |
370 | MLX5_DEV_CAP_FLAG_DCT, | |
87b8de49 EC |
371 | }; |
372 | ||
2974ab6e | 373 | static u16 to_fw_pkey_sz(struct mlx5_core_dev *dev, u32 size) |
c7a08ac7 EC |
374 | { |
375 | switch (size) { | |
376 | case 128: | |
377 | return 0; | |
378 | case 256: | |
379 | return 1; | |
380 | case 512: | |
381 | return 2; | |
382 | case 1024: | |
383 | return 3; | |
384 | case 2048: | |
385 | return 4; | |
386 | case 4096: | |
387 | return 5; | |
388 | default: | |
2974ab6e | 389 | mlx5_core_warn(dev, "invalid pkey table size %d\n", size); |
c7a08ac7 EC |
390 | return 0; |
391 | } | |
392 | } | |
393 | ||
b06e7de8 LR |
394 | static int mlx5_core_get_caps_mode(struct mlx5_core_dev *dev, |
395 | enum mlx5_cap_type cap_type, | |
396 | enum mlx5_cap_mode cap_mode) | |
c7a08ac7 | 397 | { |
b775516b EC |
398 | u8 in[MLX5_ST_SZ_BYTES(query_hca_cap_in)]; |
399 | int out_sz = MLX5_ST_SZ_BYTES(query_hca_cap_out); | |
938fe83c SM |
400 | void *out, *hca_caps; |
401 | u16 opmod = (cap_type << 1) | (cap_mode & 0x01); | |
e126ba97 EC |
402 | int err; |
403 | ||
b775516b EC |
404 | memset(in, 0, sizeof(in)); |
405 | out = kzalloc(out_sz, GFP_KERNEL); | |
c7a08ac7 | 406 | if (!out) |
e126ba97 | 407 | return -ENOMEM; |
938fe83c | 408 | |
b775516b EC |
409 | MLX5_SET(query_hca_cap_in, in, opcode, MLX5_CMD_OP_QUERY_HCA_CAP); |
410 | MLX5_SET(query_hca_cap_in, in, op_mod, opmod); | |
411 | err = mlx5_cmd_exec(dev, in, sizeof(in), out, out_sz); | |
c7a08ac7 | 412 | if (err) { |
938fe83c SM |
413 | mlx5_core_warn(dev, |
414 | "QUERY_HCA_CAP : type(%x) opmode(%x) Failed(%d)\n", | |
415 | cap_type, cap_mode, err); | |
e126ba97 EC |
416 | goto query_ex; |
417 | } | |
c7a08ac7 | 418 | |
938fe83c SM |
419 | hca_caps = MLX5_ADDR_OF(query_hca_cap_out, out, capability); |
420 | ||
421 | switch (cap_mode) { | |
422 | case HCA_CAP_OPMOD_GET_MAX: | |
701052c5 | 423 | memcpy(dev->caps.hca_max[cap_type], hca_caps, |
938fe83c SM |
424 | MLX5_UN_SZ_BYTES(hca_cap_union)); |
425 | break; | |
426 | case HCA_CAP_OPMOD_GET_CUR: | |
701052c5 | 427 | memcpy(dev->caps.hca_cur[cap_type], hca_caps, |
938fe83c SM |
428 | MLX5_UN_SZ_BYTES(hca_cap_union)); |
429 | break; | |
430 | default: | |
431 | mlx5_core_warn(dev, | |
432 | "Tried to query dev cap type(%x) with wrong opmode(%x)\n", | |
433 | cap_type, cap_mode); | |
434 | err = -EINVAL; | |
435 | break; | |
436 | } | |
c7a08ac7 EC |
437 | query_ex: |
438 | kfree(out); | |
439 | return err; | |
440 | } | |
441 | ||
b06e7de8 LR |
442 | int mlx5_core_get_caps(struct mlx5_core_dev *dev, enum mlx5_cap_type cap_type) |
443 | { | |
444 | int ret; | |
445 | ||
446 | ret = mlx5_core_get_caps_mode(dev, cap_type, HCA_CAP_OPMOD_GET_CUR); | |
447 | if (ret) | |
448 | return ret; | |
449 | return mlx5_core_get_caps_mode(dev, cap_type, HCA_CAP_OPMOD_GET_MAX); | |
450 | } | |
451 | ||
f91e6d89 | 452 | static int set_caps(struct mlx5_core_dev *dev, void *in, int in_sz, int opmod) |
c7a08ac7 | 453 | { |
c4f287c4 | 454 | u32 out[MLX5_ST_SZ_DW(set_hca_cap_out)] = {0}; |
e126ba97 | 455 | |
b775516b | 456 | MLX5_SET(set_hca_cap_in, in, opcode, MLX5_CMD_OP_SET_HCA_CAP); |
f91e6d89 | 457 | MLX5_SET(set_hca_cap_in, in, op_mod, opmod << 1); |
c4f287c4 | 458 | return mlx5_cmd_exec(dev, in, in_sz, out, sizeof(out)); |
c7a08ac7 EC |
459 | } |
460 | ||
f91e6d89 EBE |
461 | static int handle_hca_cap_atomic(struct mlx5_core_dev *dev) |
462 | { | |
463 | void *set_ctx; | |
464 | void *set_hca_cap; | |
465 | int set_sz = MLX5_ST_SZ_BYTES(set_hca_cap_in); | |
466 | int req_endianness; | |
467 | int err; | |
468 | ||
469 | if (MLX5_CAP_GEN(dev, atomic)) { | |
b06e7de8 | 470 | err = mlx5_core_get_caps(dev, MLX5_CAP_ATOMIC); |
f91e6d89 EBE |
471 | if (err) |
472 | return err; | |
473 | } else { | |
474 | return 0; | |
475 | } | |
476 | ||
477 | req_endianness = | |
478 | MLX5_CAP_ATOMIC(dev, | |
bd10838a | 479 | supported_atomic_req_8B_endianness_mode_1); |
f91e6d89 EBE |
480 | |
481 | if (req_endianness != MLX5_ATOMIC_REQ_MODE_HOST_ENDIANNESS) | |
482 | return 0; | |
483 | ||
484 | set_ctx = kzalloc(set_sz, GFP_KERNEL); | |
485 | if (!set_ctx) | |
486 | return -ENOMEM; | |
487 | ||
488 | set_hca_cap = MLX5_ADDR_OF(set_hca_cap_in, set_ctx, capability); | |
489 | ||
490 | /* Set requestor to host endianness */ | |
bd10838a | 491 | MLX5_SET(atomic_caps, set_hca_cap, atomic_req_8B_endianness_mode, |
f91e6d89 EBE |
492 | MLX5_ATOMIC_REQ_MODE_HOST_ENDIANNESS); |
493 | ||
494 | err = set_caps(dev, set_ctx, set_sz, MLX5_SET_HCA_CAP_OP_MOD_ATOMIC); | |
495 | ||
496 | kfree(set_ctx); | |
497 | return err; | |
498 | } | |
499 | ||
c7a08ac7 EC |
500 | static int handle_hca_cap(struct mlx5_core_dev *dev) |
501 | { | |
b775516b | 502 | void *set_ctx = NULL; |
c7a08ac7 | 503 | struct mlx5_profile *prof = dev->profile; |
c7a08ac7 | 504 | int err = -ENOMEM; |
b775516b | 505 | int set_sz = MLX5_ST_SZ_BYTES(set_hca_cap_in); |
938fe83c | 506 | void *set_hca_cap; |
c7a08ac7 | 507 | |
b775516b | 508 | set_ctx = kzalloc(set_sz, GFP_KERNEL); |
c7a08ac7 | 509 | if (!set_ctx) |
e126ba97 | 510 | goto query_ex; |
e126ba97 | 511 | |
b06e7de8 | 512 | err = mlx5_core_get_caps(dev, MLX5_CAP_GENERAL); |
e126ba97 EC |
513 | if (err) |
514 | goto query_ex; | |
515 | ||
938fe83c SM |
516 | set_hca_cap = MLX5_ADDR_OF(set_hca_cap_in, set_ctx, |
517 | capability); | |
701052c5 | 518 | memcpy(set_hca_cap, dev->caps.hca_cur[MLX5_CAP_GENERAL], |
938fe83c SM |
519 | MLX5_ST_SZ_BYTES(cmd_hca_cap)); |
520 | ||
521 | mlx5_core_dbg(dev, "Current Pkey table size %d Setting new size %d\n", | |
707c4602 | 522 | mlx5_to_sw_pkey_sz(MLX5_CAP_GEN(dev, pkey_table_size)), |
938fe83c | 523 | 128); |
c7a08ac7 | 524 | /* we limit the size of the pkey table to 128 entries for now */ |
938fe83c | 525 | MLX5_SET(cmd_hca_cap, set_hca_cap, pkey_table_size, |
2974ab6e | 526 | to_fw_pkey_sz(dev, 128)); |
c7a08ac7 | 527 | |
883371c4 NO |
528 | /* Check log_max_qp from HCA caps to set in current profile */ |
529 | if (MLX5_CAP_GEN_MAX(dev, log_max_qp) < profile[prof_sel].log_max_qp) { | |
530 | mlx5_core_warn(dev, "log_max_qp value in current profile is %d, changing it to HCA capability limit (%d)\n", | |
531 | profile[prof_sel].log_max_qp, | |
532 | MLX5_CAP_GEN_MAX(dev, log_max_qp)); | |
533 | profile[prof_sel].log_max_qp = MLX5_CAP_GEN_MAX(dev, log_max_qp); | |
534 | } | |
c7a08ac7 | 535 | if (prof->mask & MLX5_PROF_MASK_QP_SIZE) |
938fe83c SM |
536 | MLX5_SET(cmd_hca_cap, set_hca_cap, log_max_qp, |
537 | prof->log_max_qp); | |
c7a08ac7 | 538 | |
938fe83c SM |
539 | /* disable cmdif checksum */ |
540 | MLX5_SET(cmd_hca_cap, set_hca_cap, cmdif_checksum, 0); | |
c7a08ac7 | 541 | |
91828bd8 MD |
542 | /* Enable 4K UAR only when HCA supports it and page size is bigger |
543 | * than 4K. | |
544 | */ | |
545 | if (MLX5_CAP_GEN_MAX(dev, uar_4k) && PAGE_SIZE > 4096) | |
f502d834 EC |
546 | MLX5_SET(cmd_hca_cap, set_hca_cap, uar_4k, 1); |
547 | ||
fe1e1876 CS |
548 | MLX5_SET(cmd_hca_cap, set_hca_cap, log_uar_page_sz, PAGE_SHIFT - 12); |
549 | ||
f32f5bd2 DJ |
550 | if (MLX5_CAP_GEN_MAX(dev, cache_line_128byte)) |
551 | MLX5_SET(cmd_hca_cap, | |
552 | set_hca_cap, | |
553 | cache_line_128byte, | |
554 | cache_line_size() == 128 ? 1 : 0); | |
555 | ||
f91e6d89 EBE |
556 | err = set_caps(dev, set_ctx, set_sz, |
557 | MLX5_SET_HCA_CAP_OP_MOD_GENERAL_DEVICE); | |
c7a08ac7 | 558 | |
e126ba97 | 559 | query_ex: |
e126ba97 | 560 | kfree(set_ctx); |
e126ba97 EC |
561 | return err; |
562 | } | |
563 | ||
564 | static int set_hca_ctrl(struct mlx5_core_dev *dev) | |
565 | { | |
bd10838a OG |
566 | struct mlx5_reg_host_endianness he_in; |
567 | struct mlx5_reg_host_endianness he_out; | |
e126ba97 EC |
568 | int err; |
569 | ||
fc50db98 EC |
570 | if (!mlx5_core_is_pf(dev)) |
571 | return 0; | |
572 | ||
e126ba97 EC |
573 | memset(&he_in, 0, sizeof(he_in)); |
574 | he_in.he = MLX5_SET_HOST_ENDIANNESS; | |
575 | err = mlx5_core_access_reg(dev, &he_in, sizeof(he_in), | |
576 | &he_out, sizeof(he_out), | |
577 | MLX5_REG_HOST_ENDIANNESS, 0, 1); | |
578 | return err; | |
579 | } | |
580 | ||
0b107106 | 581 | int mlx5_core_enable_hca(struct mlx5_core_dev *dev, u16 func_id) |
cd23b14b | 582 | { |
c4f287c4 SM |
583 | u32 out[MLX5_ST_SZ_DW(enable_hca_out)] = {0}; |
584 | u32 in[MLX5_ST_SZ_DW(enable_hca_in)] = {0}; | |
cd23b14b | 585 | |
0b107106 EC |
586 | MLX5_SET(enable_hca_in, in, opcode, MLX5_CMD_OP_ENABLE_HCA); |
587 | MLX5_SET(enable_hca_in, in, function_id, func_id); | |
c4f287c4 | 588 | return mlx5_cmd_exec(dev, &in, sizeof(in), &out, sizeof(out)); |
cd23b14b EC |
589 | } |
590 | ||
0b107106 | 591 | int mlx5_core_disable_hca(struct mlx5_core_dev *dev, u16 func_id) |
cd23b14b | 592 | { |
c4f287c4 SM |
593 | u32 out[MLX5_ST_SZ_DW(disable_hca_out)] = {0}; |
594 | u32 in[MLX5_ST_SZ_DW(disable_hca_in)] = {0}; | |
cd23b14b | 595 | |
0b107106 EC |
596 | MLX5_SET(disable_hca_in, in, opcode, MLX5_CMD_OP_DISABLE_HCA); |
597 | MLX5_SET(disable_hca_in, in, function_id, func_id); | |
c4f287c4 | 598 | return mlx5_cmd_exec(dev, in, sizeof(in), out, sizeof(out)); |
cd23b14b EC |
599 | } |
600 | ||
a5a1d1c2 | 601 | u64 mlx5_read_internal_timer(struct mlx5_core_dev *dev) |
b0844444 EBE |
602 | { |
603 | u32 timer_h, timer_h1, timer_l; | |
604 | ||
605 | timer_h = ioread32be(&dev->iseg->internal_timer_h); | |
606 | timer_l = ioread32be(&dev->iseg->internal_timer_l); | |
607 | timer_h1 = ioread32be(&dev->iseg->internal_timer_h); | |
608 | if (timer_h != timer_h1) /* wrap around */ | |
609 | timer_l = ioread32be(&dev->iseg->internal_timer_l); | |
610 | ||
a5a1d1c2 | 611 | return (u64)timer_l | (u64)timer_h1 << 32; |
b0844444 EBE |
612 | } |
613 | ||
db058a18 SM |
614 | static int mlx5_irq_set_affinity_hint(struct mlx5_core_dev *mdev, int i) |
615 | { | |
616 | struct mlx5_priv *priv = &mdev->priv; | |
617 | struct msix_entry *msix = priv->msix_arr; | |
618 | int irq = msix[i + MLX5_EQ_VEC_COMP_BASE].vector; | |
db058a18 SM |
619 | |
620 | if (!zalloc_cpumask_var(&priv->irq_info[i].mask, GFP_KERNEL)) { | |
621 | mlx5_core_warn(mdev, "zalloc_cpumask_var failed"); | |
622 | return -ENOMEM; | |
623 | } | |
624 | ||
d151d73d | 625 | cpumask_set_cpu(cpumask_local_spread(i, priv->numa_node), |
dda922c8 | 626 | priv->irq_info[i].mask); |
db058a18 | 627 | |
f0d7ae95 AB |
628 | if (IS_ENABLED(CONFIG_SMP) && |
629 | irq_set_affinity_hint(irq, priv->irq_info[i].mask)) | |
b665d98e | 630 | mlx5_core_warn(mdev, "irq_set_affinity_hint failed, irq 0x%.4x", irq); |
db058a18 SM |
631 | |
632 | return 0; | |
db058a18 SM |
633 | } |
634 | ||
635 | static void mlx5_irq_clear_affinity_hint(struct mlx5_core_dev *mdev, int i) | |
636 | { | |
637 | struct mlx5_priv *priv = &mdev->priv; | |
638 | struct msix_entry *msix = priv->msix_arr; | |
639 | int irq = msix[i + MLX5_EQ_VEC_COMP_BASE].vector; | |
640 | ||
641 | irq_set_affinity_hint(irq, NULL); | |
642 | free_cpumask_var(priv->irq_info[i].mask); | |
643 | } | |
644 | ||
645 | static int mlx5_irq_set_affinity_hints(struct mlx5_core_dev *mdev) | |
646 | { | |
647 | int err; | |
648 | int i; | |
649 | ||
650 | for (i = 0; i < mdev->priv.eq_table.num_comp_vectors; i++) { | |
651 | err = mlx5_irq_set_affinity_hint(mdev, i); | |
652 | if (err) | |
653 | goto err_out; | |
654 | } | |
655 | ||
656 | return 0; | |
657 | ||
658 | err_out: | |
659 | for (i--; i >= 0; i--) | |
660 | mlx5_irq_clear_affinity_hint(mdev, i); | |
661 | ||
662 | return err; | |
663 | } | |
664 | ||
665 | static void mlx5_irq_clear_affinity_hints(struct mlx5_core_dev *mdev) | |
666 | { | |
667 | int i; | |
668 | ||
669 | for (i = 0; i < mdev->priv.eq_table.num_comp_vectors; i++) | |
670 | mlx5_irq_clear_affinity_hint(mdev, i); | |
671 | } | |
672 | ||
0b6e26ce DT |
673 | int mlx5_vector2eqn(struct mlx5_core_dev *dev, int vector, int *eqn, |
674 | unsigned int *irqn) | |
233d05d2 SM |
675 | { |
676 | struct mlx5_eq_table *table = &dev->priv.eq_table; | |
677 | struct mlx5_eq *eq, *n; | |
678 | int err = -ENOENT; | |
679 | ||
680 | spin_lock(&table->lock); | |
681 | list_for_each_entry_safe(eq, n, &table->comp_eqs_list, list) { | |
682 | if (eq->index == vector) { | |
683 | *eqn = eq->eqn; | |
684 | *irqn = eq->irqn; | |
685 | err = 0; | |
686 | break; | |
687 | } | |
688 | } | |
689 | spin_unlock(&table->lock); | |
690 | ||
691 | return err; | |
692 | } | |
693 | EXPORT_SYMBOL(mlx5_vector2eqn); | |
694 | ||
94c6825e MB |
695 | struct mlx5_eq *mlx5_eqn2eq(struct mlx5_core_dev *dev, int eqn) |
696 | { | |
697 | struct mlx5_eq_table *table = &dev->priv.eq_table; | |
698 | struct mlx5_eq *eq; | |
699 | ||
700 | spin_lock(&table->lock); | |
701 | list_for_each_entry(eq, &table->comp_eqs_list, list) | |
702 | if (eq->eqn == eqn) { | |
703 | spin_unlock(&table->lock); | |
704 | return eq; | |
705 | } | |
706 | ||
707 | spin_unlock(&table->lock); | |
708 | ||
709 | return ERR_PTR(-ENOENT); | |
710 | } | |
711 | ||
233d05d2 SM |
712 | static void free_comp_eqs(struct mlx5_core_dev *dev) |
713 | { | |
714 | struct mlx5_eq_table *table = &dev->priv.eq_table; | |
715 | struct mlx5_eq *eq, *n; | |
716 | ||
5a7b27eb MG |
717 | #ifdef CONFIG_RFS_ACCEL |
718 | if (dev->rmap) { | |
719 | free_irq_cpu_rmap(dev->rmap); | |
720 | dev->rmap = NULL; | |
721 | } | |
722 | #endif | |
233d05d2 SM |
723 | spin_lock(&table->lock); |
724 | list_for_each_entry_safe(eq, n, &table->comp_eqs_list, list) { | |
725 | list_del(&eq->list); | |
726 | spin_unlock(&table->lock); | |
727 | if (mlx5_destroy_unmap_eq(dev, eq)) | |
728 | mlx5_core_warn(dev, "failed to destroy EQ 0x%x\n", | |
729 | eq->eqn); | |
730 | kfree(eq); | |
731 | spin_lock(&table->lock); | |
732 | } | |
733 | spin_unlock(&table->lock); | |
734 | } | |
735 | ||
736 | static int alloc_comp_eqs(struct mlx5_core_dev *dev) | |
737 | { | |
738 | struct mlx5_eq_table *table = &dev->priv.eq_table; | |
db058a18 | 739 | char name[MLX5_MAX_IRQ_NAME]; |
233d05d2 SM |
740 | struct mlx5_eq *eq; |
741 | int ncomp_vec; | |
742 | int nent; | |
743 | int err; | |
744 | int i; | |
745 | ||
746 | INIT_LIST_HEAD(&table->comp_eqs_list); | |
747 | ncomp_vec = table->num_comp_vectors; | |
748 | nent = MLX5_COMP_EQ_SIZE; | |
5a7b27eb MG |
749 | #ifdef CONFIG_RFS_ACCEL |
750 | dev->rmap = alloc_irq_cpu_rmap(ncomp_vec); | |
751 | if (!dev->rmap) | |
752 | return -ENOMEM; | |
753 | #endif | |
233d05d2 SM |
754 | for (i = 0; i < ncomp_vec; i++) { |
755 | eq = kzalloc(sizeof(*eq), GFP_KERNEL); | |
756 | if (!eq) { | |
757 | err = -ENOMEM; | |
758 | goto clean; | |
759 | } | |
760 | ||
5a7b27eb MG |
761 | #ifdef CONFIG_RFS_ACCEL |
762 | irq_cpu_rmap_add(dev->rmap, | |
763 | dev->priv.msix_arr[i + MLX5_EQ_VEC_COMP_BASE].vector); | |
764 | #endif | |
db058a18 | 765 | snprintf(name, MLX5_MAX_IRQ_NAME, "mlx5_comp%d", i); |
233d05d2 SM |
766 | err = mlx5_create_map_eq(dev, eq, |
767 | i + MLX5_EQ_VEC_COMP_BASE, nent, 0, | |
01187175 | 768 | name, MLX5_EQ_TYPE_COMP); |
233d05d2 SM |
769 | if (err) { |
770 | kfree(eq); | |
771 | goto clean; | |
772 | } | |
773 | mlx5_core_dbg(dev, "allocated completion EQN %d\n", eq->eqn); | |
774 | eq->index = i; | |
775 | spin_lock(&table->lock); | |
776 | list_add_tail(&eq->list, &table->comp_eqs_list); | |
777 | spin_unlock(&table->lock); | |
778 | } | |
779 | ||
780 | return 0; | |
781 | ||
782 | clean: | |
783 | free_comp_eqs(dev); | |
784 | return err; | |
785 | } | |
786 | ||
f62b8bb8 AV |
787 | static int mlx5_core_set_issi(struct mlx5_core_dev *dev) |
788 | { | |
c4f287c4 SM |
789 | u32 query_in[MLX5_ST_SZ_DW(query_issi_in)] = {0}; |
790 | u32 query_out[MLX5_ST_SZ_DW(query_issi_out)] = {0}; | |
f62b8bb8 | 791 | u32 sup_issi; |
c4f287c4 | 792 | int err; |
f62b8bb8 AV |
793 | |
794 | MLX5_SET(query_issi_in, query_in, opcode, MLX5_CMD_OP_QUERY_ISSI); | |
c4f287c4 SM |
795 | err = mlx5_cmd_exec(dev, query_in, sizeof(query_in), |
796 | query_out, sizeof(query_out)); | |
f62b8bb8 | 797 | if (err) { |
c4f287c4 SM |
798 | u32 syndrome; |
799 | u8 status; | |
800 | ||
801 | mlx5_cmd_mbox_status(query_out, &status, &syndrome); | |
f9c14e46 KH |
802 | if (!status || syndrome == MLX5_DRIVER_SYND) { |
803 | mlx5_core_err(dev, "Failed to query ISSI err(%d) status(%d) synd(%d)\n", | |
804 | err, status, syndrome); | |
805 | return err; | |
f62b8bb8 AV |
806 | } |
807 | ||
f9c14e46 KH |
808 | mlx5_core_warn(dev, "Query ISSI is not supported by FW, ISSI is 0\n"); |
809 | dev->issi = 0; | |
810 | return 0; | |
f62b8bb8 AV |
811 | } |
812 | ||
813 | sup_issi = MLX5_GET(query_issi_out, query_out, supported_issi_dw0); | |
814 | ||
815 | if (sup_issi & (1 << 1)) { | |
c4f287c4 SM |
816 | u32 set_in[MLX5_ST_SZ_DW(set_issi_in)] = {0}; |
817 | u32 set_out[MLX5_ST_SZ_DW(set_issi_out)] = {0}; | |
f62b8bb8 AV |
818 | |
819 | MLX5_SET(set_issi_in, set_in, opcode, MLX5_CMD_OP_SET_ISSI); | |
820 | MLX5_SET(set_issi_in, set_in, current_issi, 1); | |
c4f287c4 SM |
821 | err = mlx5_cmd_exec(dev, set_in, sizeof(set_in), |
822 | set_out, sizeof(set_out)); | |
f62b8bb8 | 823 | if (err) { |
f9c14e46 KH |
824 | mlx5_core_err(dev, "Failed to set ISSI to 1 err(%d)\n", |
825 | err); | |
f62b8bb8 AV |
826 | return err; |
827 | } | |
828 | ||
829 | dev->issi = 1; | |
830 | ||
831 | return 0; | |
e74a1db0 | 832 | } else if (sup_issi & (1 << 0) || !sup_issi) { |
f62b8bb8 AV |
833 | return 0; |
834 | } | |
835 | ||
9eb78923 | 836 | return -EOPNOTSUPP; |
f62b8bb8 | 837 | } |
f62b8bb8 | 838 | |
7907f23a | 839 | |
a31208b1 MD |
840 | static int mlx5_pci_init(struct mlx5_core_dev *dev, struct mlx5_priv *priv) |
841 | { | |
842 | struct pci_dev *pdev = dev->pdev; | |
843 | int err = 0; | |
e126ba97 | 844 | |
e126ba97 EC |
845 | pci_set_drvdata(dev->pdev, dev); |
846 | strncpy(priv->name, dev_name(&pdev->dev), MLX5_MAX_NAME_LEN); | |
847 | priv->name[MLX5_MAX_NAME_LEN - 1] = 0; | |
848 | ||
849 | mutex_init(&priv->pgdir_mutex); | |
850 | INIT_LIST_HEAD(&priv->pgdir_list); | |
851 | spin_lock_init(&priv->mkey_lock); | |
852 | ||
311c7c71 SM |
853 | mutex_init(&priv->alloc_mutex); |
854 | ||
855 | priv->numa_node = dev_to_node(&dev->pdev->dev); | |
856 | ||
e126ba97 EC |
857 | priv->dbg_root = debugfs_create_dir(dev_name(&pdev->dev), mlx5_debugfs_root); |
858 | if (!priv->dbg_root) | |
859 | return -ENOMEM; | |
860 | ||
89d44f0a | 861 | err = mlx5_pci_enable_device(dev); |
e126ba97 | 862 | if (err) { |
1a91de28 | 863 | dev_err(&pdev->dev, "Cannot enable PCI device, aborting\n"); |
e126ba97 EC |
864 | goto err_dbg; |
865 | } | |
866 | ||
867 | err = request_bar(pdev); | |
868 | if (err) { | |
1a91de28 | 869 | dev_err(&pdev->dev, "error requesting BARs, aborting\n"); |
e126ba97 EC |
870 | goto err_disable; |
871 | } | |
872 | ||
873 | pci_set_master(pdev); | |
874 | ||
875 | err = set_dma_caps(pdev); | |
876 | if (err) { | |
877 | dev_err(&pdev->dev, "Failed setting DMA capabilities mask, aborting\n"); | |
878 | goto err_clr_master; | |
879 | } | |
880 | ||
881 | dev->iseg_base = pci_resource_start(dev->pdev, 0); | |
882 | dev->iseg = ioremap(dev->iseg_base, sizeof(*dev->iseg)); | |
883 | if (!dev->iseg) { | |
884 | err = -ENOMEM; | |
885 | dev_err(&pdev->dev, "Failed mapping initialization segment, aborting\n"); | |
886 | goto err_clr_master; | |
887 | } | |
a31208b1 MD |
888 | |
889 | return 0; | |
890 | ||
891 | err_clr_master: | |
892 | pci_clear_master(dev->pdev); | |
893 | release_bar(dev->pdev); | |
894 | err_disable: | |
89d44f0a | 895 | mlx5_pci_disable_device(dev); |
a31208b1 MD |
896 | |
897 | err_dbg: | |
898 | debugfs_remove(priv->dbg_root); | |
899 | return err; | |
900 | } | |
901 | ||
902 | static void mlx5_pci_close(struct mlx5_core_dev *dev, struct mlx5_priv *priv) | |
903 | { | |
904 | iounmap(dev->iseg); | |
905 | pci_clear_master(dev->pdev); | |
906 | release_bar(dev->pdev); | |
89d44f0a | 907 | mlx5_pci_disable_device(dev); |
a31208b1 MD |
908 | debugfs_remove(priv->dbg_root); |
909 | } | |
910 | ||
59211bd3 MHY |
911 | static int mlx5_init_once(struct mlx5_core_dev *dev, struct mlx5_priv *priv) |
912 | { | |
913 | struct pci_dev *pdev = dev->pdev; | |
914 | int err; | |
915 | ||
59211bd3 MHY |
916 | err = mlx5_query_board_id(dev); |
917 | if (err) { | |
918 | dev_err(&pdev->dev, "query board id failed\n"); | |
919 | goto out; | |
920 | } | |
921 | ||
922 | err = mlx5_eq_init(dev); | |
923 | if (err) { | |
924 | dev_err(&pdev->dev, "failed to initialize eq\n"); | |
925 | goto out; | |
926 | } | |
927 | ||
59211bd3 MHY |
928 | err = mlx5_init_cq_table(dev); |
929 | if (err) { | |
930 | dev_err(&pdev->dev, "failed to initialize cq table\n"); | |
931 | goto err_eq_cleanup; | |
932 | } | |
933 | ||
934 | mlx5_init_qp_table(dev); | |
935 | ||
936 | mlx5_init_srq_table(dev); | |
937 | ||
938 | mlx5_init_mkey_table(dev); | |
939 | ||
52ec462e IT |
940 | mlx5_init_reserved_gids(dev); |
941 | ||
59211bd3 MHY |
942 | err = mlx5_init_rl_table(dev); |
943 | if (err) { | |
944 | dev_err(&pdev->dev, "Failed to init rate limiting\n"); | |
945 | goto err_tables_cleanup; | |
946 | } | |
947 | ||
eeb66cdb SM |
948 | err = mlx5_mpfs_init(dev); |
949 | if (err) { | |
950 | dev_err(&pdev->dev, "Failed to init l2 table %d\n", err); | |
951 | goto err_rl_cleanup; | |
952 | } | |
953 | ||
c2d6e31a MHY |
954 | err = mlx5_eswitch_init(dev); |
955 | if (err) { | |
956 | dev_err(&pdev->dev, "Failed to init eswitch %d\n", err); | |
eeb66cdb | 957 | goto err_mpfs_cleanup; |
c2d6e31a | 958 | } |
c2d6e31a MHY |
959 | |
960 | err = mlx5_sriov_init(dev); | |
961 | if (err) { | |
962 | dev_err(&pdev->dev, "Failed to init sriov %d\n", err); | |
963 | goto err_eswitch_cleanup; | |
964 | } | |
965 | ||
9410733c IT |
966 | err = mlx5_fpga_init(dev); |
967 | if (err) { | |
968 | dev_err(&pdev->dev, "Failed to init fpga device %d\n", err); | |
969 | goto err_sriov_cleanup; | |
970 | } | |
971 | ||
59211bd3 MHY |
972 | return 0; |
973 | ||
9410733c IT |
974 | err_sriov_cleanup: |
975 | mlx5_sriov_cleanup(dev); | |
c2d6e31a | 976 | err_eswitch_cleanup: |
c2d6e31a | 977 | mlx5_eswitch_cleanup(dev->priv.eswitch); |
eeb66cdb | 978 | err_mpfs_cleanup: |
eeb66cdb SM |
979 | mlx5_mpfs_cleanup(dev); |
980 | err_rl_cleanup: | |
c2d6e31a | 981 | mlx5_cleanup_rl_table(dev); |
59211bd3 MHY |
982 | err_tables_cleanup: |
983 | mlx5_cleanup_mkey_table(dev); | |
984 | mlx5_cleanup_srq_table(dev); | |
985 | mlx5_cleanup_qp_table(dev); | |
986 | mlx5_cleanup_cq_table(dev); | |
987 | ||
988 | err_eq_cleanup: | |
989 | mlx5_eq_cleanup(dev); | |
990 | ||
991 | out: | |
992 | return err; | |
993 | } | |
994 | ||
995 | static void mlx5_cleanup_once(struct mlx5_core_dev *dev) | |
996 | { | |
9410733c | 997 | mlx5_fpga_cleanup(dev); |
c2d6e31a | 998 | mlx5_sriov_cleanup(dev); |
c2d6e31a | 999 | mlx5_eswitch_cleanup(dev->priv.eswitch); |
eeb66cdb | 1000 | mlx5_mpfs_cleanup(dev); |
59211bd3 | 1001 | mlx5_cleanup_rl_table(dev); |
52ec462e | 1002 | mlx5_cleanup_reserved_gids(dev); |
59211bd3 MHY |
1003 | mlx5_cleanup_mkey_table(dev); |
1004 | mlx5_cleanup_srq_table(dev); | |
1005 | mlx5_cleanup_qp_table(dev); | |
1006 | mlx5_cleanup_cq_table(dev); | |
1007 | mlx5_eq_cleanup(dev); | |
1008 | } | |
1009 | ||
1010 | static int mlx5_load_one(struct mlx5_core_dev *dev, struct mlx5_priv *priv, | |
1011 | bool boot) | |
a31208b1 MD |
1012 | { |
1013 | struct pci_dev *pdev = dev->pdev; | |
1014 | int err; | |
1015 | ||
89d44f0a | 1016 | mutex_lock(&dev->intf_state_mutex); |
5fc7197d | 1017 | if (test_bit(MLX5_INTERFACE_STATE_UP, &dev->intf_state)) { |
89d44f0a MD |
1018 | dev_warn(&dev->pdev->dev, "%s: interface is up, NOP\n", |
1019 | __func__); | |
1020 | goto out; | |
1021 | } | |
1022 | ||
e126ba97 EC |
1023 | dev_info(&pdev->dev, "firmware version: %d.%d.%d\n", fw_rev_maj(dev), |
1024 | fw_rev_min(dev), fw_rev_sub(dev)); | |
1025 | ||
89d44f0a MD |
1026 | /* on load removing any previous indication of internal error, device is |
1027 | * up | |
1028 | */ | |
1029 | dev->state = MLX5_DEVICE_STATE_UP; | |
1030 | ||
6c780a02 EC |
1031 | /* wait for firmware to accept initialization segments configurations |
1032 | */ | |
1033 | err = wait_fw_init(dev, FW_PRE_INIT_TIMEOUT_MILI); | |
1034 | if (err) { | |
1035 | dev_err(&dev->pdev->dev, "Firmware over %d MS in pre-initializing state, aborting\n", | |
1036 | FW_PRE_INIT_TIMEOUT_MILI); | |
8ce59b16 | 1037 | goto out_err; |
6c780a02 EC |
1038 | } |
1039 | ||
e126ba97 EC |
1040 | err = mlx5_cmd_init(dev); |
1041 | if (err) { | |
1042 | dev_err(&pdev->dev, "Failed initializing command interface, aborting\n"); | |
89d44f0a | 1043 | goto out_err; |
e126ba97 EC |
1044 | } |
1045 | ||
e3297246 EC |
1046 | err = wait_fw_init(dev, FW_INIT_TIMEOUT_MILI); |
1047 | if (err) { | |
1048 | dev_err(&dev->pdev->dev, "Firmware over %d MS in initializing state, aborting\n", | |
1049 | FW_INIT_TIMEOUT_MILI); | |
55378a23 | 1050 | goto err_cmd_cleanup; |
e3297246 EC |
1051 | } |
1052 | ||
0b107106 | 1053 | err = mlx5_core_enable_hca(dev, 0); |
cd23b14b EC |
1054 | if (err) { |
1055 | dev_err(&pdev->dev, "enable hca failed\n"); | |
59211bd3 | 1056 | goto err_cmd_cleanup; |
cd23b14b EC |
1057 | } |
1058 | ||
f62b8bb8 AV |
1059 | err = mlx5_core_set_issi(dev); |
1060 | if (err) { | |
1061 | dev_err(&pdev->dev, "failed to set issi\n"); | |
1062 | goto err_disable_hca; | |
1063 | } | |
f62b8bb8 | 1064 | |
cd23b14b EC |
1065 | err = mlx5_satisfy_startup_pages(dev, 1); |
1066 | if (err) { | |
1067 | dev_err(&pdev->dev, "failed to allocate boot pages\n"); | |
1068 | goto err_disable_hca; | |
1069 | } | |
1070 | ||
e126ba97 EC |
1071 | err = set_hca_ctrl(dev); |
1072 | if (err) { | |
1073 | dev_err(&pdev->dev, "set_hca_ctrl failed\n"); | |
cd23b14b | 1074 | goto reclaim_boot_pages; |
e126ba97 EC |
1075 | } |
1076 | ||
1077 | err = handle_hca_cap(dev); | |
1078 | if (err) { | |
1079 | dev_err(&pdev->dev, "handle_hca_cap failed\n"); | |
cd23b14b | 1080 | goto reclaim_boot_pages; |
e126ba97 EC |
1081 | } |
1082 | ||
f91e6d89 EBE |
1083 | err = handle_hca_cap_atomic(dev); |
1084 | if (err) { | |
1085 | dev_err(&pdev->dev, "handle_hca_cap_atomic failed\n"); | |
1086 | goto reclaim_boot_pages; | |
e126ba97 EC |
1087 | } |
1088 | ||
cd23b14b | 1089 | err = mlx5_satisfy_startup_pages(dev, 0); |
e126ba97 | 1090 | if (err) { |
cd23b14b EC |
1091 | dev_err(&pdev->dev, "failed to allocate init pages\n"); |
1092 | goto reclaim_boot_pages; | |
e126ba97 EC |
1093 | } |
1094 | ||
1095 | err = mlx5_pagealloc_start(dev); | |
1096 | if (err) { | |
1097 | dev_err(&pdev->dev, "mlx5_pagealloc_start failed\n"); | |
cd23b14b | 1098 | goto reclaim_boot_pages; |
e126ba97 EC |
1099 | } |
1100 | ||
1101 | err = mlx5_cmd_init_hca(dev); | |
1102 | if (err) { | |
1103 | dev_err(&pdev->dev, "init hca failed\n"); | |
1104 | goto err_pagealloc_stop; | |
1105 | } | |
1106 | ||
012e50e1 HN |
1107 | mlx5_set_driver_version(dev); |
1108 | ||
e126ba97 EC |
1109 | mlx5_start_health_poll(dev); |
1110 | ||
bba1574c DJ |
1111 | err = mlx5_query_hca_caps(dev); |
1112 | if (err) { | |
1113 | dev_err(&pdev->dev, "query hca failed\n"); | |
1114 | goto err_stop_poll; | |
1115 | } | |
1116 | ||
59211bd3 MHY |
1117 | if (boot && mlx5_init_once(dev, priv)) { |
1118 | dev_err(&pdev->dev, "sw objs init failed\n"); | |
e126ba97 EC |
1119 | goto err_stop_poll; |
1120 | } | |
1121 | ||
1122 | err = mlx5_enable_msix(dev); | |
1123 | if (err) { | |
1124 | dev_err(&pdev->dev, "enable msix failed\n"); | |
59211bd3 | 1125 | goto err_cleanup_once; |
e126ba97 EC |
1126 | } |
1127 | ||
01187175 EC |
1128 | dev->priv.uar = mlx5_get_uars_page(dev); |
1129 | if (!dev->priv.uar) { | |
e126ba97 | 1130 | dev_err(&pdev->dev, "Failed allocating uar, aborting\n"); |
59211bd3 | 1131 | goto err_disable_msix; |
e126ba97 EC |
1132 | } |
1133 | ||
1134 | err = mlx5_start_eqs(dev); | |
1135 | if (err) { | |
1136 | dev_err(&pdev->dev, "Failed to start pages and async EQs\n"); | |
9410733c | 1137 | goto err_put_uars; |
e126ba97 EC |
1138 | } |
1139 | ||
233d05d2 SM |
1140 | err = alloc_comp_eqs(dev); |
1141 | if (err) { | |
1142 | dev_err(&pdev->dev, "Failed to alloc completion EQs\n"); | |
1143 | goto err_stop_eqs; | |
1144 | } | |
1145 | ||
db058a18 | 1146 | err = mlx5_irq_set_affinity_hints(dev); |
59211bd3 | 1147 | if (err) { |
db058a18 | 1148 | dev_err(&pdev->dev, "Failed to alloc affinity hint cpumask\n"); |
59211bd3 MHY |
1149 | goto err_affinity_hints; |
1150 | } | |
e126ba97 | 1151 | |
86d722ad MG |
1152 | err = mlx5_init_fs(dev); |
1153 | if (err) { | |
1154 | dev_err(&pdev->dev, "Failed to init flow steering\n"); | |
1155 | goto err_fs; | |
1156 | } | |
1466cc5b | 1157 | |
c2d6e31a | 1158 | err = mlx5_sriov_attach(dev); |
fc50db98 EC |
1159 | if (err) { |
1160 | dev_err(&pdev->dev, "sriov init failed %d\n", err); | |
1161 | goto err_sriov; | |
1162 | } | |
1163 | ||
e29341fb IT |
1164 | err = mlx5_fpga_device_start(dev); |
1165 | if (err) { | |
1166 | dev_err(&pdev->dev, "fpga device start failed %d\n", err); | |
52ec462e | 1167 | goto err_fpga_start; |
e29341fb | 1168 | } |
bebb23e6 IT |
1169 | err = mlx5_accel_ipsec_init(dev); |
1170 | if (err) { | |
1171 | dev_err(&pdev->dev, "IPSec device start failed %d\n", err); | |
1172 | goto err_ipsec_start; | |
1173 | } | |
e29341fb | 1174 | |
737a234b MHY |
1175 | if (mlx5_device_registered(dev)) { |
1176 | mlx5_attach_device(dev); | |
1177 | } else { | |
1178 | err = mlx5_register_device(dev); | |
1179 | if (err) { | |
1180 | dev_err(&pdev->dev, "mlx5_register_device failed %d\n", err); | |
1181 | goto err_reg_dev; | |
1182 | } | |
a31208b1 MD |
1183 | } |
1184 | ||
5fc7197d MD |
1185 | clear_bit(MLX5_INTERFACE_STATE_DOWN, &dev->intf_state); |
1186 | set_bit(MLX5_INTERFACE_STATE_UP, &dev->intf_state); | |
89d44f0a MD |
1187 | out: |
1188 | mutex_unlock(&dev->intf_state_mutex); | |
1189 | ||
e126ba97 EC |
1190 | return 0; |
1191 | ||
59211bd3 | 1192 | err_reg_dev: |
bebb23e6 IT |
1193 | mlx5_accel_ipsec_cleanup(dev); |
1194 | err_ipsec_start: | |
52ec462e IT |
1195 | mlx5_fpga_device_stop(dev); |
1196 | ||
1197 | err_fpga_start: | |
c2d6e31a | 1198 | mlx5_sriov_detach(dev); |
fc50db98 | 1199 | |
59211bd3 | 1200 | err_sriov: |
86d722ad | 1201 | mlx5_cleanup_fs(dev); |
59211bd3 | 1202 | |
86d722ad | 1203 | err_fs: |
a31208b1 | 1204 | mlx5_irq_clear_affinity_hints(dev); |
59211bd3 MHY |
1205 | |
1206 | err_affinity_hints: | |
db058a18 SM |
1207 | free_comp_eqs(dev); |
1208 | ||
233d05d2 SM |
1209 | err_stop_eqs: |
1210 | mlx5_stop_eqs(dev); | |
1211 | ||
5fe9dec0 | 1212 | err_put_uars: |
01187175 | 1213 | mlx5_put_uars_page(dev, priv->uar); |
e126ba97 | 1214 | |
59211bd3 | 1215 | err_disable_msix: |
e126ba97 EC |
1216 | mlx5_disable_msix(dev); |
1217 | ||
59211bd3 MHY |
1218 | err_cleanup_once: |
1219 | if (boot) | |
1220 | mlx5_cleanup_once(dev); | |
1221 | ||
e126ba97 EC |
1222 | err_stop_poll: |
1223 | mlx5_stop_health_poll(dev); | |
1bde6e30 EC |
1224 | if (mlx5_cmd_teardown_hca(dev)) { |
1225 | dev_err(&dev->pdev->dev, "tear_down_hca failed, skip cleanup\n"); | |
89d44f0a | 1226 | goto out_err; |
1bde6e30 | 1227 | } |
e126ba97 EC |
1228 | |
1229 | err_pagealloc_stop: | |
1230 | mlx5_pagealloc_stop(dev); | |
1231 | ||
cd23b14b | 1232 | reclaim_boot_pages: |
e126ba97 EC |
1233 | mlx5_reclaim_startup_pages(dev); |
1234 | ||
cd23b14b | 1235 | err_disable_hca: |
0b107106 | 1236 | mlx5_core_disable_hca(dev, 0); |
cd23b14b | 1237 | |
59211bd3 | 1238 | err_cmd_cleanup: |
e126ba97 EC |
1239 | mlx5_cmd_cleanup(dev); |
1240 | ||
89d44f0a MD |
1241 | out_err: |
1242 | dev->state = MLX5_DEVICE_STATE_INTERNAL_ERROR; | |
1243 | mutex_unlock(&dev->intf_state_mutex); | |
1244 | ||
e126ba97 EC |
1245 | return err; |
1246 | } | |
e126ba97 | 1247 | |
59211bd3 MHY |
1248 | static int mlx5_unload_one(struct mlx5_core_dev *dev, struct mlx5_priv *priv, |
1249 | bool cleanup) | |
e126ba97 | 1250 | { |
89d44f0a | 1251 | int err = 0; |
e126ba97 | 1252 | |
5e44fca5 | 1253 | if (cleanup) |
2a0165a0 | 1254 | mlx5_drain_health_recovery(dev); |
689a248d | 1255 | |
89d44f0a | 1256 | mutex_lock(&dev->intf_state_mutex); |
5fc7197d | 1257 | if (test_bit(MLX5_INTERFACE_STATE_DOWN, &dev->intf_state)) { |
89d44f0a MD |
1258 | dev_warn(&dev->pdev->dev, "%s: interface is down, NOP\n", |
1259 | __func__); | |
59211bd3 MHY |
1260 | if (cleanup) |
1261 | mlx5_cleanup_once(dev); | |
89d44f0a MD |
1262 | goto out; |
1263 | } | |
6b6adee3 | 1264 | |
9ade8c7c IT |
1265 | clear_bit(MLX5_INTERFACE_STATE_UP, &dev->intf_state); |
1266 | set_bit(MLX5_INTERFACE_STATE_DOWN, &dev->intf_state); | |
1267 | ||
737a234b MHY |
1268 | if (mlx5_device_registered(dev)) |
1269 | mlx5_detach_device(dev); | |
1270 | ||
bebb23e6 | 1271 | mlx5_accel_ipsec_cleanup(dev); |
52ec462e IT |
1272 | mlx5_fpga_device_stop(dev); |
1273 | ||
c2d6e31a | 1274 | mlx5_sriov_detach(dev); |
86d722ad | 1275 | mlx5_cleanup_fs(dev); |
db058a18 | 1276 | mlx5_irq_clear_affinity_hints(dev); |
233d05d2 | 1277 | free_comp_eqs(dev); |
e126ba97 | 1278 | mlx5_stop_eqs(dev); |
01187175 | 1279 | mlx5_put_uars_page(dev, priv->uar); |
e126ba97 | 1280 | mlx5_disable_msix(dev); |
59211bd3 MHY |
1281 | if (cleanup) |
1282 | mlx5_cleanup_once(dev); | |
e126ba97 | 1283 | mlx5_stop_health_poll(dev); |
ac6ea6e8 EC |
1284 | err = mlx5_cmd_teardown_hca(dev); |
1285 | if (err) { | |
1bde6e30 | 1286 | dev_err(&dev->pdev->dev, "tear_down_hca failed, skip cleanup\n"); |
ac6ea6e8 | 1287 | goto out; |
1bde6e30 | 1288 | } |
e126ba97 EC |
1289 | mlx5_pagealloc_stop(dev); |
1290 | mlx5_reclaim_startup_pages(dev); | |
0b107106 | 1291 | mlx5_core_disable_hca(dev, 0); |
e126ba97 | 1292 | mlx5_cmd_cleanup(dev); |
9603b61d | 1293 | |
ac6ea6e8 | 1294 | out: |
89d44f0a | 1295 | mutex_unlock(&dev->intf_state_mutex); |
ac6ea6e8 | 1296 | return err; |
9603b61d | 1297 | } |
64613d94 | 1298 | |
9603b61d JM |
1299 | struct mlx5_core_event_handler { |
1300 | void (*event)(struct mlx5_core_dev *dev, | |
1301 | enum mlx5_dev_event event, | |
1302 | void *data); | |
1303 | }; | |
1304 | ||
feae9087 | 1305 | static const struct devlink_ops mlx5_devlink_ops = { |
e80541ec | 1306 | #ifdef CONFIG_MLX5_ESWITCH |
feae9087 OG |
1307 | .eswitch_mode_set = mlx5_devlink_eswitch_mode_set, |
1308 | .eswitch_mode_get = mlx5_devlink_eswitch_mode_get, | |
bffaa916 RD |
1309 | .eswitch_inline_mode_set = mlx5_devlink_eswitch_inline_mode_set, |
1310 | .eswitch_inline_mode_get = mlx5_devlink_eswitch_inline_mode_get, | |
7768d197 RD |
1311 | .eswitch_encap_mode_set = mlx5_devlink_eswitch_encap_mode_set, |
1312 | .eswitch_encap_mode_get = mlx5_devlink_eswitch_encap_mode_get, | |
feae9087 OG |
1313 | #endif |
1314 | }; | |
f66f049f | 1315 | |
59211bd3 | 1316 | #define MLX5_IB_MOD "mlx5_ib" |
9603b61d JM |
1317 | static int init_one(struct pci_dev *pdev, |
1318 | const struct pci_device_id *id) | |
1319 | { | |
1320 | struct mlx5_core_dev *dev; | |
feae9087 | 1321 | struct devlink *devlink; |
9603b61d JM |
1322 | struct mlx5_priv *priv; |
1323 | int err; | |
1324 | ||
feae9087 OG |
1325 | devlink = devlink_alloc(&mlx5_devlink_ops, sizeof(*dev)); |
1326 | if (!devlink) { | |
9603b61d JM |
1327 | dev_err(&pdev->dev, "kzalloc failed\n"); |
1328 | return -ENOMEM; | |
1329 | } | |
feae9087 OG |
1330 | |
1331 | dev = devlink_priv(devlink); | |
9603b61d | 1332 | priv = &dev->priv; |
fc50db98 | 1333 | priv->pci_dev_data = id->driver_data; |
9603b61d JM |
1334 | |
1335 | pci_set_drvdata(pdev, dev); | |
1336 | ||
0e97a340 HN |
1337 | dev->pdev = pdev; |
1338 | dev->event = mlx5_core_event; | |
9603b61d | 1339 | dev->profile = &profile[prof_sel]; |
9603b61d | 1340 | |
364d1798 EC |
1341 | INIT_LIST_HEAD(&priv->ctx_list); |
1342 | spin_lock_init(&priv->ctx_lock); | |
89d44f0a MD |
1343 | mutex_init(&dev->pci_status_mutex); |
1344 | mutex_init(&dev->intf_state_mutex); | |
d9aaed83 | 1345 | |
97834eba ES |
1346 | INIT_LIST_HEAD(&priv->waiting_events_list); |
1347 | priv->is_accum_events = false; | |
1348 | ||
d9aaed83 AK |
1349 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
1350 | err = init_srcu_struct(&priv->pfault_srcu); | |
1351 | if (err) { | |
1352 | dev_err(&pdev->dev, "init_srcu_struct failed with error code %d\n", | |
1353 | err); | |
1354 | goto clean_dev; | |
1355 | } | |
1356 | #endif | |
01187175 EC |
1357 | mutex_init(&priv->bfregs.reg_head.lock); |
1358 | mutex_init(&priv->bfregs.wc_head.lock); | |
1359 | INIT_LIST_HEAD(&priv->bfregs.reg_head.list); | |
1360 | INIT_LIST_HEAD(&priv->bfregs.wc_head.list); | |
1361 | ||
a31208b1 | 1362 | err = mlx5_pci_init(dev, priv); |
9603b61d | 1363 | if (err) { |
a31208b1 | 1364 | dev_err(&pdev->dev, "mlx5_pci_init failed with error code %d\n", err); |
d9aaed83 | 1365 | goto clean_srcu; |
9603b61d JM |
1366 | } |
1367 | ||
ac6ea6e8 EC |
1368 | err = mlx5_health_init(dev); |
1369 | if (err) { | |
1370 | dev_err(&pdev->dev, "mlx5_health_init failed with error code %d\n", err); | |
1371 | goto close_pci; | |
1372 | } | |
1373 | ||
59211bd3 MHY |
1374 | mlx5_pagealloc_init(dev); |
1375 | ||
1376 | err = mlx5_load_one(dev, priv, true); | |
9603b61d | 1377 | if (err) { |
a31208b1 | 1378 | dev_err(&pdev->dev, "mlx5_load_one failed with error code %d\n", err); |
ac6ea6e8 | 1379 | goto clean_health; |
9603b61d | 1380 | } |
59211bd3 | 1381 | |
f82eed45 | 1382 | request_module_nowait(MLX5_IB_MOD); |
9603b61d | 1383 | |
feae9087 OG |
1384 | err = devlink_register(devlink, &pdev->dev); |
1385 | if (err) | |
1386 | goto clean_load; | |
1387 | ||
5d47f6c8 | 1388 | pci_save_state(pdev); |
9603b61d JM |
1389 | return 0; |
1390 | ||
feae9087 | 1391 | clean_load: |
59211bd3 | 1392 | mlx5_unload_one(dev, priv, true); |
ac6ea6e8 | 1393 | clean_health: |
59211bd3 | 1394 | mlx5_pagealloc_cleanup(dev); |
ac6ea6e8 | 1395 | mlx5_health_cleanup(dev); |
a31208b1 MD |
1396 | close_pci: |
1397 | mlx5_pci_close(dev, priv); | |
d9aaed83 AK |
1398 | clean_srcu: |
1399 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING | |
1400 | cleanup_srcu_struct(&priv->pfault_srcu); | |
a31208b1 | 1401 | clean_dev: |
d9aaed83 | 1402 | #endif |
a31208b1 | 1403 | pci_set_drvdata(pdev, NULL); |
feae9087 | 1404 | devlink_free(devlink); |
a31208b1 | 1405 | |
9603b61d JM |
1406 | return err; |
1407 | } | |
a31208b1 | 1408 | |
9603b61d JM |
1409 | static void remove_one(struct pci_dev *pdev) |
1410 | { | |
1411 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
feae9087 | 1412 | struct devlink *devlink = priv_to_devlink(dev); |
a31208b1 | 1413 | struct mlx5_priv *priv = &dev->priv; |
9603b61d | 1414 | |
feae9087 | 1415 | devlink_unregister(devlink); |
737a234b MHY |
1416 | mlx5_unregister_device(dev); |
1417 | ||
59211bd3 | 1418 | if (mlx5_unload_one(dev, priv, true)) { |
a31208b1 | 1419 | dev_err(&dev->pdev->dev, "mlx5_unload_one failed\n"); |
ac6ea6e8 | 1420 | mlx5_health_cleanup(dev); |
a31208b1 MD |
1421 | return; |
1422 | } | |
737a234b | 1423 | |
59211bd3 | 1424 | mlx5_pagealloc_cleanup(dev); |
ac6ea6e8 | 1425 | mlx5_health_cleanup(dev); |
a31208b1 | 1426 | mlx5_pci_close(dev, priv); |
d9aaed83 AK |
1427 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
1428 | cleanup_srcu_struct(&priv->pfault_srcu); | |
1429 | #endif | |
a31208b1 | 1430 | pci_set_drvdata(pdev, NULL); |
feae9087 | 1431 | devlink_free(devlink); |
9603b61d JM |
1432 | } |
1433 | ||
89d44f0a MD |
1434 | static pci_ers_result_t mlx5_pci_err_detected(struct pci_dev *pdev, |
1435 | pci_channel_state_t state) | |
1436 | { | |
1437 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
1438 | struct mlx5_priv *priv = &dev->priv; | |
1439 | ||
1440 | dev_info(&pdev->dev, "%s was called\n", __func__); | |
04c0c1ab | 1441 | |
8812c24d | 1442 | mlx5_enter_error_state(dev, false); |
59211bd3 | 1443 | mlx5_unload_one(dev, priv, false); |
5d47f6c8 | 1444 | /* In case of kernel call drain the health wq */ |
05ac2c0b | 1445 | if (state) { |
5e44fca5 | 1446 | mlx5_drain_health_wq(dev); |
05ac2c0b MHY |
1447 | mlx5_pci_disable_device(dev); |
1448 | } | |
1449 | ||
89d44f0a MD |
1450 | return state == pci_channel_io_perm_failure ? |
1451 | PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_NEED_RESET; | |
1452 | } | |
1453 | ||
d57847dc DJ |
1454 | /* wait for the device to show vital signs by waiting |
1455 | * for the health counter to start counting. | |
89d44f0a | 1456 | */ |
d57847dc | 1457 | static int wait_vital(struct pci_dev *pdev) |
89d44f0a MD |
1458 | { |
1459 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
1460 | struct mlx5_core_health *health = &dev->priv.health; | |
1461 | const int niter = 100; | |
d57847dc | 1462 | u32 last_count = 0; |
89d44f0a | 1463 | u32 count; |
89d44f0a MD |
1464 | int i; |
1465 | ||
89d44f0a MD |
1466 | for (i = 0; i < niter; i++) { |
1467 | count = ioread32be(health->health_counter); | |
1468 | if (count && count != 0xffffffff) { | |
d57847dc DJ |
1469 | if (last_count && last_count != count) { |
1470 | dev_info(&pdev->dev, "Counter value 0x%x after %d iterations\n", count, i); | |
1471 | return 0; | |
1472 | } | |
1473 | last_count = count; | |
89d44f0a MD |
1474 | } |
1475 | msleep(50); | |
1476 | } | |
1477 | ||
d57847dc | 1478 | return -ETIMEDOUT; |
89d44f0a MD |
1479 | } |
1480 | ||
1061c90f | 1481 | static pci_ers_result_t mlx5_pci_slot_reset(struct pci_dev *pdev) |
89d44f0a MD |
1482 | { |
1483 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
89d44f0a MD |
1484 | int err; |
1485 | ||
1486 | dev_info(&pdev->dev, "%s was called\n", __func__); | |
1487 | ||
1061c90f | 1488 | err = mlx5_pci_enable_device(dev); |
d57847dc | 1489 | if (err) { |
1061c90f MHY |
1490 | dev_err(&pdev->dev, "%s: mlx5_pci_enable_device failed with error code: %d\n" |
1491 | , __func__, err); | |
1492 | return PCI_ERS_RESULT_DISCONNECT; | |
1493 | } | |
1494 | ||
1495 | pci_set_master(pdev); | |
1496 | pci_restore_state(pdev); | |
5d47f6c8 | 1497 | pci_save_state(pdev); |
1061c90f MHY |
1498 | |
1499 | if (wait_vital(pdev)) { | |
d57847dc | 1500 | dev_err(&pdev->dev, "%s: wait_vital timed out\n", __func__); |
1061c90f | 1501 | return PCI_ERS_RESULT_DISCONNECT; |
d57847dc | 1502 | } |
89d44f0a | 1503 | |
1061c90f MHY |
1504 | return PCI_ERS_RESULT_RECOVERED; |
1505 | } | |
1506 | ||
1061c90f MHY |
1507 | static void mlx5_pci_resume(struct pci_dev *pdev) |
1508 | { | |
1509 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
1510 | struct mlx5_priv *priv = &dev->priv; | |
1511 | int err; | |
1512 | ||
1513 | dev_info(&pdev->dev, "%s was called\n", __func__); | |
1514 | ||
59211bd3 | 1515 | err = mlx5_load_one(dev, priv, false); |
89d44f0a MD |
1516 | if (err) |
1517 | dev_err(&pdev->dev, "%s: mlx5_load_one failed with error code: %d\n" | |
1518 | , __func__, err); | |
1519 | else | |
1520 | dev_info(&pdev->dev, "%s: device recovered\n", __func__); | |
1521 | } | |
1522 | ||
1523 | static const struct pci_error_handlers mlx5_err_handler = { | |
1524 | .error_detected = mlx5_pci_err_detected, | |
1525 | .slot_reset = mlx5_pci_slot_reset, | |
1526 | .resume = mlx5_pci_resume | |
1527 | }; | |
1528 | ||
8812c24d MD |
1529 | static int mlx5_try_fast_unload(struct mlx5_core_dev *dev) |
1530 | { | |
1531 | int ret; | |
1532 | ||
1533 | if (!MLX5_CAP_GEN(dev, force_teardown)) { | |
1534 | mlx5_core_dbg(dev, "force teardown is not supported in the firmware\n"); | |
1535 | return -EOPNOTSUPP; | |
1536 | } | |
1537 | ||
1538 | if (dev->state == MLX5_DEVICE_STATE_INTERNAL_ERROR) { | |
1539 | mlx5_core_dbg(dev, "Device in internal error state, giving up\n"); | |
1540 | return -EAGAIN; | |
1541 | } | |
1542 | ||
1543 | ret = mlx5_cmd_force_teardown_hca(dev); | |
1544 | if (ret) { | |
1545 | mlx5_core_dbg(dev, "Firmware couldn't do fast unload error: %d\n", ret); | |
1546 | return ret; | |
1547 | } | |
1548 | ||
1549 | mlx5_enter_error_state(dev, true); | |
1550 | ||
1551 | return 0; | |
1552 | } | |
1553 | ||
5fc7197d MD |
1554 | static void shutdown(struct pci_dev *pdev) |
1555 | { | |
1556 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
1557 | struct mlx5_priv *priv = &dev->priv; | |
8812c24d | 1558 | int err; |
5fc7197d MD |
1559 | |
1560 | dev_info(&pdev->dev, "Shutdown was called\n"); | |
1561 | /* Notify mlx5 clients that the kernel is being shut down */ | |
1562 | set_bit(MLX5_INTERFACE_STATE_SHUTDOWN, &dev->intf_state); | |
8812c24d MD |
1563 | err = mlx5_try_fast_unload(dev); |
1564 | if (err) | |
1565 | mlx5_unload_one(dev, priv, false); | |
5fc7197d MD |
1566 | mlx5_pci_disable_device(dev); |
1567 | } | |
1568 | ||
9603b61d | 1569 | static const struct pci_device_id mlx5_core_pci_table[] = { |
bbad7c21 | 1570 | { PCI_VDEVICE(MELLANOX, PCI_DEVICE_ID_MELLANOX_CONNECTIB) }, |
fc50db98 | 1571 | { PCI_VDEVICE(MELLANOX, 0x1012), MLX5_PCI_DEV_IS_VF}, /* Connect-IB VF */ |
bbad7c21 | 1572 | { PCI_VDEVICE(MELLANOX, PCI_DEVICE_ID_MELLANOX_CONNECTX4) }, |
fc50db98 | 1573 | { PCI_VDEVICE(MELLANOX, 0x1014), MLX5_PCI_DEV_IS_VF}, /* ConnectX-4 VF */ |
bbad7c21 | 1574 | { PCI_VDEVICE(MELLANOX, PCI_DEVICE_ID_MELLANOX_CONNECTX4_LX) }, |
fc50db98 | 1575 | { PCI_VDEVICE(MELLANOX, 0x1016), MLX5_PCI_DEV_IS_VF}, /* ConnectX-4LX VF */ |
7092fe86 | 1576 | { PCI_VDEVICE(MELLANOX, 0x1017) }, /* ConnectX-5, PCIe 3.0 */ |
64dbbdfe | 1577 | { PCI_VDEVICE(MELLANOX, 0x1018), MLX5_PCI_DEV_IS_VF}, /* ConnectX-5 VF */ |
d0dd989f MD |
1578 | { PCI_VDEVICE(MELLANOX, 0x1019) }, /* ConnectX-5 Ex */ |
1579 | { PCI_VDEVICE(MELLANOX, 0x101a), MLX5_PCI_DEV_IS_VF}, /* ConnectX-5 Ex VF */ | |
1580 | { PCI_VDEVICE(MELLANOX, 0x101b) }, /* ConnectX-6 */ | |
1581 | { PCI_VDEVICE(MELLANOX, 0x101c), MLX5_PCI_DEV_IS_VF}, /* ConnectX-6 VF */ | |
2e9d3e83 NO |
1582 | { PCI_VDEVICE(MELLANOX, 0xa2d2) }, /* BlueField integrated ConnectX-5 network controller */ |
1583 | { PCI_VDEVICE(MELLANOX, 0xa2d3), MLX5_PCI_DEV_IS_VF}, /* BlueField integrated ConnectX-5 network controller VF */ | |
9603b61d JM |
1584 | { 0, } |
1585 | }; | |
1586 | ||
1587 | MODULE_DEVICE_TABLE(pci, mlx5_core_pci_table); | |
1588 | ||
04c0c1ab MHY |
1589 | void mlx5_disable_device(struct mlx5_core_dev *dev) |
1590 | { | |
1591 | mlx5_pci_err_detected(dev->pdev, 0); | |
1592 | } | |
1593 | ||
1594 | void mlx5_recover_device(struct mlx5_core_dev *dev) | |
1595 | { | |
1596 | mlx5_pci_disable_device(dev); | |
1597 | if (mlx5_pci_slot_reset(dev->pdev) == PCI_ERS_RESULT_RECOVERED) | |
1598 | mlx5_pci_resume(dev->pdev); | |
1599 | } | |
1600 | ||
9603b61d JM |
1601 | static struct pci_driver mlx5_core_driver = { |
1602 | .name = DRIVER_NAME, | |
1603 | .id_table = mlx5_core_pci_table, | |
1604 | .probe = init_one, | |
89d44f0a | 1605 | .remove = remove_one, |
5fc7197d | 1606 | .shutdown = shutdown, |
fc50db98 EC |
1607 | .err_handler = &mlx5_err_handler, |
1608 | .sriov_configure = mlx5_core_sriov_configure, | |
9603b61d | 1609 | }; |
e126ba97 | 1610 | |
f663ad98 KH |
1611 | static void mlx5_core_verify_params(void) |
1612 | { | |
1613 | if (prof_sel >= ARRAY_SIZE(profile)) { | |
1614 | pr_warn("mlx5_core: WARNING: Invalid module parameter prof_sel %d, valid range 0-%zu, changing back to default(%d)\n", | |
1615 | prof_sel, | |
1616 | ARRAY_SIZE(profile) - 1, | |
1617 | MLX5_DEFAULT_PROF); | |
1618 | prof_sel = MLX5_DEFAULT_PROF; | |
1619 | } | |
1620 | } | |
1621 | ||
e126ba97 EC |
1622 | static int __init init(void) |
1623 | { | |
1624 | int err; | |
1625 | ||
f663ad98 | 1626 | mlx5_core_verify_params(); |
e126ba97 | 1627 | mlx5_register_debugfs(); |
e126ba97 | 1628 | |
9603b61d JM |
1629 | err = pci_register_driver(&mlx5_core_driver); |
1630 | if (err) | |
ac6ea6e8 | 1631 | goto err_debug; |
9603b61d | 1632 | |
f62b8bb8 AV |
1633 | #ifdef CONFIG_MLX5_CORE_EN |
1634 | mlx5e_init(); | |
1635 | #endif | |
1636 | ||
e126ba97 EC |
1637 | return 0; |
1638 | ||
e126ba97 EC |
1639 | err_debug: |
1640 | mlx5_unregister_debugfs(); | |
1641 | return err; | |
1642 | } | |
1643 | ||
1644 | static void __exit cleanup(void) | |
1645 | { | |
f62b8bb8 AV |
1646 | #ifdef CONFIG_MLX5_CORE_EN |
1647 | mlx5e_cleanup(); | |
1648 | #endif | |
9603b61d | 1649 | pci_unregister_driver(&mlx5_core_driver); |
e126ba97 EC |
1650 | mlx5_unregister_debugfs(); |
1651 | } | |
1652 | ||
1653 | module_init(init); | |
1654 | module_exit(cleanup); |