Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
302bdf68 | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
adec640e | 33 | #include <linux/highmem.h> |
e126ba97 EC |
34 | #include <linux/module.h> |
35 | #include <linux/init.h> | |
36 | #include <linux/errno.h> | |
37 | #include <linux/pci.h> | |
38 | #include <linux/dma-mapping.h> | |
39 | #include <linux/slab.h> | |
40 | #include <linux/io-mapping.h> | |
db058a18 | 41 | #include <linux/interrupt.h> |
e3297246 | 42 | #include <linux/delay.h> |
e126ba97 EC |
43 | #include <linux/mlx5/driver.h> |
44 | #include <linux/mlx5/cq.h> | |
45 | #include <linux/mlx5/qp.h> | |
46 | #include <linux/mlx5/srq.h> | |
47 | #include <linux/debugfs.h> | |
f66f049f | 48 | #include <linux/kmod.h> |
b775516b | 49 | #include <linux/mlx5/mlx5_ifc.h> |
c85023e1 | 50 | #include <linux/mlx5/vport.h> |
5a7b27eb MG |
51 | #ifdef CONFIG_RFS_ACCEL |
52 | #include <linux/cpu_rmap.h> | |
53 | #endif | |
feae9087 | 54 | #include <net/devlink.h> |
e126ba97 | 55 | #include "mlx5_core.h" |
86d722ad | 56 | #include "fs_core.h" |
eeb66cdb | 57 | #include "lib/mpfs.h" |
073bb189 | 58 | #include "eswitch.h" |
52ec462e | 59 | #include "lib/mlx5.h" |
e29341fb | 60 | #include "fpga/core.h" |
bebb23e6 | 61 | #include "accel/ipsec.h" |
7c39afb3 | 62 | #include "lib/clock.h" |
e126ba97 | 63 | |
e126ba97 | 64 | MODULE_AUTHOR("Eli Cohen <eli@mellanox.com>"); |
4ae6c18c | 65 | MODULE_DESCRIPTION("Mellanox Connect-IB, ConnectX-4 core driver"); |
e126ba97 EC |
66 | MODULE_LICENSE("Dual BSD/GPL"); |
67 | MODULE_VERSION(DRIVER_VERSION); | |
68 | ||
f663ad98 KH |
69 | unsigned int mlx5_core_debug_mask; |
70 | module_param_named(debug_mask, mlx5_core_debug_mask, uint, 0644); | |
e126ba97 EC |
71 | MODULE_PARM_DESC(debug_mask, "debug mask: 1 = dump cmd data, 2 = dump cmd exec time, 3 = both. Default=0"); |
72 | ||
9603b61d | 73 | #define MLX5_DEFAULT_PROF 2 |
f663ad98 KH |
74 | static unsigned int prof_sel = MLX5_DEFAULT_PROF; |
75 | module_param_named(prof_sel, prof_sel, uint, 0444); | |
9603b61d JM |
76 | MODULE_PARM_DESC(prof_sel, "profile selector. Valid range 0 - 2"); |
77 | ||
f91e6d89 EBE |
78 | enum { |
79 | MLX5_ATOMIC_REQ_MODE_BE = 0x0, | |
80 | MLX5_ATOMIC_REQ_MODE_HOST_ENDIANNESS = 0x1, | |
81 | }; | |
82 | ||
9603b61d JM |
83 | static struct mlx5_profile profile[] = { |
84 | [0] = { | |
85 | .mask = 0, | |
86 | }, | |
87 | [1] = { | |
88 | .mask = MLX5_PROF_MASK_QP_SIZE, | |
89 | .log_max_qp = 12, | |
90 | }, | |
91 | [2] = { | |
92 | .mask = MLX5_PROF_MASK_QP_SIZE | | |
93 | MLX5_PROF_MASK_MR_CACHE, | |
5f40b4ed | 94 | .log_max_qp = 18, |
9603b61d JM |
95 | .mr_cache[0] = { |
96 | .size = 500, | |
97 | .limit = 250 | |
98 | }, | |
99 | .mr_cache[1] = { | |
100 | .size = 500, | |
101 | .limit = 250 | |
102 | }, | |
103 | .mr_cache[2] = { | |
104 | .size = 500, | |
105 | .limit = 250 | |
106 | }, | |
107 | .mr_cache[3] = { | |
108 | .size = 500, | |
109 | .limit = 250 | |
110 | }, | |
111 | .mr_cache[4] = { | |
112 | .size = 500, | |
113 | .limit = 250 | |
114 | }, | |
115 | .mr_cache[5] = { | |
116 | .size = 500, | |
117 | .limit = 250 | |
118 | }, | |
119 | .mr_cache[6] = { | |
120 | .size = 500, | |
121 | .limit = 250 | |
122 | }, | |
123 | .mr_cache[7] = { | |
124 | .size = 500, | |
125 | .limit = 250 | |
126 | }, | |
127 | .mr_cache[8] = { | |
128 | .size = 500, | |
129 | .limit = 250 | |
130 | }, | |
131 | .mr_cache[9] = { | |
132 | .size = 500, | |
133 | .limit = 250 | |
134 | }, | |
135 | .mr_cache[10] = { | |
136 | .size = 500, | |
137 | .limit = 250 | |
138 | }, | |
139 | .mr_cache[11] = { | |
140 | .size = 500, | |
141 | .limit = 250 | |
142 | }, | |
143 | .mr_cache[12] = { | |
144 | .size = 64, | |
145 | .limit = 32 | |
146 | }, | |
147 | .mr_cache[13] = { | |
148 | .size = 32, | |
149 | .limit = 16 | |
150 | }, | |
151 | .mr_cache[14] = { | |
152 | .size = 16, | |
153 | .limit = 8 | |
154 | }, | |
155 | .mr_cache[15] = { | |
156 | .size = 8, | |
157 | .limit = 4 | |
158 | }, | |
7d0cc6ed AK |
159 | .mr_cache[16] = { |
160 | .size = 8, | |
161 | .limit = 4 | |
162 | }, | |
163 | .mr_cache[17] = { | |
164 | .size = 8, | |
165 | .limit = 4 | |
166 | }, | |
167 | .mr_cache[18] = { | |
168 | .size = 8, | |
169 | .limit = 4 | |
170 | }, | |
171 | .mr_cache[19] = { | |
172 | .size = 4, | |
173 | .limit = 2 | |
174 | }, | |
175 | .mr_cache[20] = { | |
176 | .size = 4, | |
177 | .limit = 2 | |
178 | }, | |
9603b61d JM |
179 | }, |
180 | }; | |
e126ba97 | 181 | |
6c780a02 EC |
182 | #define FW_INIT_TIMEOUT_MILI 2000 |
183 | #define FW_INIT_WAIT_MS 2 | |
184 | #define FW_PRE_INIT_TIMEOUT_MILI 10000 | |
e3297246 EC |
185 | |
186 | static int wait_fw_init(struct mlx5_core_dev *dev, u32 max_wait_mili) | |
187 | { | |
188 | unsigned long end = jiffies + msecs_to_jiffies(max_wait_mili); | |
189 | int err = 0; | |
190 | ||
191 | while (fw_initializing(dev)) { | |
192 | if (time_after(jiffies, end)) { | |
193 | err = -EBUSY; | |
194 | break; | |
195 | } | |
196 | msleep(FW_INIT_WAIT_MS); | |
197 | } | |
198 | ||
199 | return err; | |
200 | } | |
201 | ||
012e50e1 HN |
202 | static void mlx5_set_driver_version(struct mlx5_core_dev *dev) |
203 | { | |
204 | int driver_ver_sz = MLX5_FLD_SZ_BYTES(set_driver_version_in, | |
205 | driver_version); | |
206 | u8 in[MLX5_ST_SZ_BYTES(set_driver_version_in)] = {0}; | |
207 | u8 out[MLX5_ST_SZ_BYTES(set_driver_version_out)] = {0}; | |
208 | int remaining_size = driver_ver_sz; | |
209 | char *string; | |
210 | ||
211 | if (!MLX5_CAP_GEN(dev, driver_version)) | |
212 | return; | |
213 | ||
214 | string = MLX5_ADDR_OF(set_driver_version_in, in, driver_version); | |
215 | ||
216 | strncpy(string, "Linux", remaining_size); | |
217 | ||
218 | remaining_size = max_t(int, 0, driver_ver_sz - strlen(string)); | |
219 | strncat(string, ",", remaining_size); | |
220 | ||
221 | remaining_size = max_t(int, 0, driver_ver_sz - strlen(string)); | |
222 | strncat(string, DRIVER_NAME, remaining_size); | |
223 | ||
224 | remaining_size = max_t(int, 0, driver_ver_sz - strlen(string)); | |
225 | strncat(string, ",", remaining_size); | |
226 | ||
227 | remaining_size = max_t(int, 0, driver_ver_sz - strlen(string)); | |
228 | strncat(string, DRIVER_VERSION, remaining_size); | |
229 | ||
230 | /*Send the command*/ | |
231 | MLX5_SET(set_driver_version_in, in, opcode, | |
232 | MLX5_CMD_OP_SET_DRIVER_VERSION); | |
233 | ||
234 | mlx5_cmd_exec(dev, in, sizeof(in), out, sizeof(out)); | |
235 | } | |
236 | ||
e126ba97 EC |
237 | static int set_dma_caps(struct pci_dev *pdev) |
238 | { | |
239 | int err; | |
240 | ||
241 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)); | |
242 | if (err) { | |
1a91de28 | 243 | dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask\n"); |
e126ba97 EC |
244 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
245 | if (err) { | |
1a91de28 | 246 | dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting\n"); |
e126ba97 EC |
247 | return err; |
248 | } | |
249 | } | |
250 | ||
251 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)); | |
252 | if (err) { | |
253 | dev_warn(&pdev->dev, | |
1a91de28 | 254 | "Warning: couldn't set 64-bit consistent PCI DMA mask\n"); |
e126ba97 EC |
255 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)); |
256 | if (err) { | |
257 | dev_err(&pdev->dev, | |
1a91de28 | 258 | "Can't set consistent PCI DMA mask, aborting\n"); |
e126ba97 EC |
259 | return err; |
260 | } | |
261 | } | |
262 | ||
263 | dma_set_max_seg_size(&pdev->dev, 2u * 1024 * 1024 * 1024); | |
264 | return err; | |
265 | } | |
266 | ||
89d44f0a MD |
267 | static int mlx5_pci_enable_device(struct mlx5_core_dev *dev) |
268 | { | |
269 | struct pci_dev *pdev = dev->pdev; | |
270 | int err = 0; | |
271 | ||
272 | mutex_lock(&dev->pci_status_mutex); | |
273 | if (dev->pci_status == MLX5_PCI_STATUS_DISABLED) { | |
274 | err = pci_enable_device(pdev); | |
275 | if (!err) | |
276 | dev->pci_status = MLX5_PCI_STATUS_ENABLED; | |
277 | } | |
278 | mutex_unlock(&dev->pci_status_mutex); | |
279 | ||
280 | return err; | |
281 | } | |
282 | ||
283 | static void mlx5_pci_disable_device(struct mlx5_core_dev *dev) | |
284 | { | |
285 | struct pci_dev *pdev = dev->pdev; | |
286 | ||
287 | mutex_lock(&dev->pci_status_mutex); | |
288 | if (dev->pci_status == MLX5_PCI_STATUS_ENABLED) { | |
289 | pci_disable_device(pdev); | |
290 | dev->pci_status = MLX5_PCI_STATUS_DISABLED; | |
291 | } | |
292 | mutex_unlock(&dev->pci_status_mutex); | |
293 | } | |
294 | ||
e126ba97 EC |
295 | static int request_bar(struct pci_dev *pdev) |
296 | { | |
297 | int err = 0; | |
298 | ||
299 | if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) { | |
1a91de28 | 300 | dev_err(&pdev->dev, "Missing registers BAR, aborting\n"); |
e126ba97 EC |
301 | return -ENODEV; |
302 | } | |
303 | ||
304 | err = pci_request_regions(pdev, DRIVER_NAME); | |
305 | if (err) | |
306 | dev_err(&pdev->dev, "Couldn't get PCI resources, aborting\n"); | |
307 | ||
308 | return err; | |
309 | } | |
310 | ||
311 | static void release_bar(struct pci_dev *pdev) | |
312 | { | |
313 | pci_release_regions(pdev); | |
314 | } | |
315 | ||
78249c42 | 316 | static int mlx5_alloc_irq_vectors(struct mlx5_core_dev *dev) |
e126ba97 | 317 | { |
db058a18 SM |
318 | struct mlx5_priv *priv = &dev->priv; |
319 | struct mlx5_eq_table *table = &priv->eq_table; | |
938fe83c | 320 | int num_eqs = 1 << MLX5_CAP_GEN(dev, log_max_eq); |
e126ba97 | 321 | int nvec; |
e126ba97 | 322 | |
938fe83c SM |
323 | nvec = MLX5_CAP_GEN(dev, num_ports) * num_online_cpus() + |
324 | MLX5_EQ_VEC_COMP_BASE; | |
e126ba97 EC |
325 | nvec = min_t(int, nvec, num_eqs); |
326 | if (nvec <= MLX5_EQ_VEC_COMP_BASE) | |
327 | return -ENOMEM; | |
328 | ||
db058a18 | 329 | priv->irq_info = kcalloc(nvec, sizeof(*priv->irq_info), GFP_KERNEL); |
78249c42 | 330 | if (!priv->irq_info) |
db058a18 | 331 | goto err_free_msix; |
e126ba97 | 332 | |
231243c8 | 333 | nvec = pci_alloc_irq_vectors(dev->pdev, |
78249c42 | 334 | MLX5_EQ_VEC_COMP_BASE + 1, nvec, |
231243c8 | 335 | PCI_IRQ_MSIX); |
f3c9407b AG |
336 | if (nvec < 0) |
337 | return nvec; | |
e126ba97 | 338 | |
f3c9407b | 339 | table->num_comp_vectors = nvec - MLX5_EQ_VEC_COMP_BASE; |
e126ba97 EC |
340 | |
341 | return 0; | |
db058a18 SM |
342 | |
343 | err_free_msix: | |
344 | kfree(priv->irq_info); | |
db058a18 | 345 | return -ENOMEM; |
e126ba97 EC |
346 | } |
347 | ||
78249c42 | 348 | static void mlx5_free_irq_vectors(struct mlx5_core_dev *dev) |
e126ba97 | 349 | { |
db058a18 | 350 | struct mlx5_priv *priv = &dev->priv; |
e126ba97 | 351 | |
78249c42 | 352 | pci_free_irq_vectors(dev->pdev); |
db058a18 | 353 | kfree(priv->irq_info); |
e126ba97 EC |
354 | } |
355 | ||
bd10838a | 356 | struct mlx5_reg_host_endianness { |
e126ba97 EC |
357 | u8 he; |
358 | u8 rsvd[15]; | |
359 | }; | |
360 | ||
87b8de49 EC |
361 | #define CAP_MASK(pos, size) ((u64)((1 << (size)) - 1) << (pos)) |
362 | ||
363 | enum { | |
c7a08ac7 EC |
364 | MLX5_CAP_BITS_RW_MASK = CAP_MASK(MLX5_CAP_OFF_CMDIF_CSUM, 2) | |
365 | MLX5_DEV_CAP_FLAG_DCT, | |
87b8de49 EC |
366 | }; |
367 | ||
2974ab6e | 368 | static u16 to_fw_pkey_sz(struct mlx5_core_dev *dev, u32 size) |
c7a08ac7 EC |
369 | { |
370 | switch (size) { | |
371 | case 128: | |
372 | return 0; | |
373 | case 256: | |
374 | return 1; | |
375 | case 512: | |
376 | return 2; | |
377 | case 1024: | |
378 | return 3; | |
379 | case 2048: | |
380 | return 4; | |
381 | case 4096: | |
382 | return 5; | |
383 | default: | |
2974ab6e | 384 | mlx5_core_warn(dev, "invalid pkey table size %d\n", size); |
c7a08ac7 EC |
385 | return 0; |
386 | } | |
387 | } | |
388 | ||
b06e7de8 LR |
389 | static int mlx5_core_get_caps_mode(struct mlx5_core_dev *dev, |
390 | enum mlx5_cap_type cap_type, | |
391 | enum mlx5_cap_mode cap_mode) | |
c7a08ac7 | 392 | { |
b775516b EC |
393 | u8 in[MLX5_ST_SZ_BYTES(query_hca_cap_in)]; |
394 | int out_sz = MLX5_ST_SZ_BYTES(query_hca_cap_out); | |
938fe83c SM |
395 | void *out, *hca_caps; |
396 | u16 opmod = (cap_type << 1) | (cap_mode & 0x01); | |
e126ba97 EC |
397 | int err; |
398 | ||
b775516b EC |
399 | memset(in, 0, sizeof(in)); |
400 | out = kzalloc(out_sz, GFP_KERNEL); | |
c7a08ac7 | 401 | if (!out) |
e126ba97 | 402 | return -ENOMEM; |
938fe83c | 403 | |
b775516b EC |
404 | MLX5_SET(query_hca_cap_in, in, opcode, MLX5_CMD_OP_QUERY_HCA_CAP); |
405 | MLX5_SET(query_hca_cap_in, in, op_mod, opmod); | |
406 | err = mlx5_cmd_exec(dev, in, sizeof(in), out, out_sz); | |
c7a08ac7 | 407 | if (err) { |
938fe83c SM |
408 | mlx5_core_warn(dev, |
409 | "QUERY_HCA_CAP : type(%x) opmode(%x) Failed(%d)\n", | |
410 | cap_type, cap_mode, err); | |
e126ba97 EC |
411 | goto query_ex; |
412 | } | |
c7a08ac7 | 413 | |
938fe83c SM |
414 | hca_caps = MLX5_ADDR_OF(query_hca_cap_out, out, capability); |
415 | ||
416 | switch (cap_mode) { | |
417 | case HCA_CAP_OPMOD_GET_MAX: | |
701052c5 | 418 | memcpy(dev->caps.hca_max[cap_type], hca_caps, |
938fe83c SM |
419 | MLX5_UN_SZ_BYTES(hca_cap_union)); |
420 | break; | |
421 | case HCA_CAP_OPMOD_GET_CUR: | |
701052c5 | 422 | memcpy(dev->caps.hca_cur[cap_type], hca_caps, |
938fe83c SM |
423 | MLX5_UN_SZ_BYTES(hca_cap_union)); |
424 | break; | |
425 | default: | |
426 | mlx5_core_warn(dev, | |
427 | "Tried to query dev cap type(%x) with wrong opmode(%x)\n", | |
428 | cap_type, cap_mode); | |
429 | err = -EINVAL; | |
430 | break; | |
431 | } | |
c7a08ac7 EC |
432 | query_ex: |
433 | kfree(out); | |
434 | return err; | |
435 | } | |
436 | ||
b06e7de8 LR |
437 | int mlx5_core_get_caps(struct mlx5_core_dev *dev, enum mlx5_cap_type cap_type) |
438 | { | |
439 | int ret; | |
440 | ||
441 | ret = mlx5_core_get_caps_mode(dev, cap_type, HCA_CAP_OPMOD_GET_CUR); | |
442 | if (ret) | |
443 | return ret; | |
444 | return mlx5_core_get_caps_mode(dev, cap_type, HCA_CAP_OPMOD_GET_MAX); | |
445 | } | |
446 | ||
f91e6d89 | 447 | static int set_caps(struct mlx5_core_dev *dev, void *in, int in_sz, int opmod) |
c7a08ac7 | 448 | { |
c4f287c4 | 449 | u32 out[MLX5_ST_SZ_DW(set_hca_cap_out)] = {0}; |
e126ba97 | 450 | |
b775516b | 451 | MLX5_SET(set_hca_cap_in, in, opcode, MLX5_CMD_OP_SET_HCA_CAP); |
f91e6d89 | 452 | MLX5_SET(set_hca_cap_in, in, op_mod, opmod << 1); |
c4f287c4 | 453 | return mlx5_cmd_exec(dev, in, in_sz, out, sizeof(out)); |
c7a08ac7 EC |
454 | } |
455 | ||
f91e6d89 EBE |
456 | static int handle_hca_cap_atomic(struct mlx5_core_dev *dev) |
457 | { | |
458 | void *set_ctx; | |
459 | void *set_hca_cap; | |
460 | int set_sz = MLX5_ST_SZ_BYTES(set_hca_cap_in); | |
461 | int req_endianness; | |
462 | int err; | |
463 | ||
464 | if (MLX5_CAP_GEN(dev, atomic)) { | |
b06e7de8 | 465 | err = mlx5_core_get_caps(dev, MLX5_CAP_ATOMIC); |
f91e6d89 EBE |
466 | if (err) |
467 | return err; | |
468 | } else { | |
469 | return 0; | |
470 | } | |
471 | ||
472 | req_endianness = | |
473 | MLX5_CAP_ATOMIC(dev, | |
bd10838a | 474 | supported_atomic_req_8B_endianness_mode_1); |
f91e6d89 EBE |
475 | |
476 | if (req_endianness != MLX5_ATOMIC_REQ_MODE_HOST_ENDIANNESS) | |
477 | return 0; | |
478 | ||
479 | set_ctx = kzalloc(set_sz, GFP_KERNEL); | |
480 | if (!set_ctx) | |
481 | return -ENOMEM; | |
482 | ||
483 | set_hca_cap = MLX5_ADDR_OF(set_hca_cap_in, set_ctx, capability); | |
484 | ||
485 | /* Set requestor to host endianness */ | |
bd10838a | 486 | MLX5_SET(atomic_caps, set_hca_cap, atomic_req_8B_endianness_mode, |
f91e6d89 EBE |
487 | MLX5_ATOMIC_REQ_MODE_HOST_ENDIANNESS); |
488 | ||
489 | err = set_caps(dev, set_ctx, set_sz, MLX5_SET_HCA_CAP_OP_MOD_ATOMIC); | |
490 | ||
491 | kfree(set_ctx); | |
492 | return err; | |
493 | } | |
494 | ||
c7a08ac7 EC |
495 | static int handle_hca_cap(struct mlx5_core_dev *dev) |
496 | { | |
b775516b | 497 | void *set_ctx = NULL; |
c7a08ac7 | 498 | struct mlx5_profile *prof = dev->profile; |
c7a08ac7 | 499 | int err = -ENOMEM; |
b775516b | 500 | int set_sz = MLX5_ST_SZ_BYTES(set_hca_cap_in); |
938fe83c | 501 | void *set_hca_cap; |
c7a08ac7 | 502 | |
b775516b | 503 | set_ctx = kzalloc(set_sz, GFP_KERNEL); |
c7a08ac7 | 504 | if (!set_ctx) |
e126ba97 | 505 | goto query_ex; |
e126ba97 | 506 | |
b06e7de8 | 507 | err = mlx5_core_get_caps(dev, MLX5_CAP_GENERAL); |
e126ba97 EC |
508 | if (err) |
509 | goto query_ex; | |
510 | ||
938fe83c SM |
511 | set_hca_cap = MLX5_ADDR_OF(set_hca_cap_in, set_ctx, |
512 | capability); | |
701052c5 | 513 | memcpy(set_hca_cap, dev->caps.hca_cur[MLX5_CAP_GENERAL], |
938fe83c SM |
514 | MLX5_ST_SZ_BYTES(cmd_hca_cap)); |
515 | ||
516 | mlx5_core_dbg(dev, "Current Pkey table size %d Setting new size %d\n", | |
707c4602 | 517 | mlx5_to_sw_pkey_sz(MLX5_CAP_GEN(dev, pkey_table_size)), |
938fe83c | 518 | 128); |
c7a08ac7 | 519 | /* we limit the size of the pkey table to 128 entries for now */ |
938fe83c | 520 | MLX5_SET(cmd_hca_cap, set_hca_cap, pkey_table_size, |
2974ab6e | 521 | to_fw_pkey_sz(dev, 128)); |
c7a08ac7 | 522 | |
883371c4 NO |
523 | /* Check log_max_qp from HCA caps to set in current profile */ |
524 | if (MLX5_CAP_GEN_MAX(dev, log_max_qp) < profile[prof_sel].log_max_qp) { | |
525 | mlx5_core_warn(dev, "log_max_qp value in current profile is %d, changing it to HCA capability limit (%d)\n", | |
526 | profile[prof_sel].log_max_qp, | |
527 | MLX5_CAP_GEN_MAX(dev, log_max_qp)); | |
528 | profile[prof_sel].log_max_qp = MLX5_CAP_GEN_MAX(dev, log_max_qp); | |
529 | } | |
c7a08ac7 | 530 | if (prof->mask & MLX5_PROF_MASK_QP_SIZE) |
938fe83c SM |
531 | MLX5_SET(cmd_hca_cap, set_hca_cap, log_max_qp, |
532 | prof->log_max_qp); | |
c7a08ac7 | 533 | |
938fe83c SM |
534 | /* disable cmdif checksum */ |
535 | MLX5_SET(cmd_hca_cap, set_hca_cap, cmdif_checksum, 0); | |
c7a08ac7 | 536 | |
91828bd8 MD |
537 | /* Enable 4K UAR only when HCA supports it and page size is bigger |
538 | * than 4K. | |
539 | */ | |
540 | if (MLX5_CAP_GEN_MAX(dev, uar_4k) && PAGE_SIZE > 4096) | |
f502d834 EC |
541 | MLX5_SET(cmd_hca_cap, set_hca_cap, uar_4k, 1); |
542 | ||
fe1e1876 CS |
543 | MLX5_SET(cmd_hca_cap, set_hca_cap, log_uar_page_sz, PAGE_SHIFT - 12); |
544 | ||
f32f5bd2 DJ |
545 | if (MLX5_CAP_GEN_MAX(dev, cache_line_128byte)) |
546 | MLX5_SET(cmd_hca_cap, | |
547 | set_hca_cap, | |
548 | cache_line_128byte, | |
549 | cache_line_size() == 128 ? 1 : 0); | |
550 | ||
f91e6d89 EBE |
551 | err = set_caps(dev, set_ctx, set_sz, |
552 | MLX5_SET_HCA_CAP_OP_MOD_GENERAL_DEVICE); | |
c7a08ac7 | 553 | |
e126ba97 | 554 | query_ex: |
e126ba97 | 555 | kfree(set_ctx); |
e126ba97 EC |
556 | return err; |
557 | } | |
558 | ||
559 | static int set_hca_ctrl(struct mlx5_core_dev *dev) | |
560 | { | |
bd10838a OG |
561 | struct mlx5_reg_host_endianness he_in; |
562 | struct mlx5_reg_host_endianness he_out; | |
e126ba97 EC |
563 | int err; |
564 | ||
fc50db98 EC |
565 | if (!mlx5_core_is_pf(dev)) |
566 | return 0; | |
567 | ||
e126ba97 EC |
568 | memset(&he_in, 0, sizeof(he_in)); |
569 | he_in.he = MLX5_SET_HOST_ENDIANNESS; | |
570 | err = mlx5_core_access_reg(dev, &he_in, sizeof(he_in), | |
571 | &he_out, sizeof(he_out), | |
572 | MLX5_REG_HOST_ENDIANNESS, 0, 1); | |
573 | return err; | |
574 | } | |
575 | ||
c85023e1 HN |
576 | static int mlx5_core_set_hca_defaults(struct mlx5_core_dev *dev) |
577 | { | |
578 | int ret = 0; | |
579 | ||
580 | /* Disable local_lb by default */ | |
8978cc92 | 581 | if (MLX5_CAP_GEN(dev, port_type) == MLX5_CAP_PORT_TYPE_ETH) |
c85023e1 HN |
582 | ret = mlx5_nic_vport_update_local_lb(dev, false); |
583 | ||
584 | return ret; | |
585 | } | |
586 | ||
0b107106 | 587 | int mlx5_core_enable_hca(struct mlx5_core_dev *dev, u16 func_id) |
cd23b14b | 588 | { |
c4f287c4 SM |
589 | u32 out[MLX5_ST_SZ_DW(enable_hca_out)] = {0}; |
590 | u32 in[MLX5_ST_SZ_DW(enable_hca_in)] = {0}; | |
cd23b14b | 591 | |
0b107106 EC |
592 | MLX5_SET(enable_hca_in, in, opcode, MLX5_CMD_OP_ENABLE_HCA); |
593 | MLX5_SET(enable_hca_in, in, function_id, func_id); | |
c4f287c4 | 594 | return mlx5_cmd_exec(dev, &in, sizeof(in), &out, sizeof(out)); |
cd23b14b EC |
595 | } |
596 | ||
0b107106 | 597 | int mlx5_core_disable_hca(struct mlx5_core_dev *dev, u16 func_id) |
cd23b14b | 598 | { |
c4f287c4 SM |
599 | u32 out[MLX5_ST_SZ_DW(disable_hca_out)] = {0}; |
600 | u32 in[MLX5_ST_SZ_DW(disable_hca_in)] = {0}; | |
cd23b14b | 601 | |
0b107106 EC |
602 | MLX5_SET(disable_hca_in, in, opcode, MLX5_CMD_OP_DISABLE_HCA); |
603 | MLX5_SET(disable_hca_in, in, function_id, func_id); | |
c4f287c4 | 604 | return mlx5_cmd_exec(dev, in, sizeof(in), out, sizeof(out)); |
cd23b14b EC |
605 | } |
606 | ||
a5a1d1c2 | 607 | u64 mlx5_read_internal_timer(struct mlx5_core_dev *dev) |
b0844444 EBE |
608 | { |
609 | u32 timer_h, timer_h1, timer_l; | |
610 | ||
611 | timer_h = ioread32be(&dev->iseg->internal_timer_h); | |
612 | timer_l = ioread32be(&dev->iseg->internal_timer_l); | |
613 | timer_h1 = ioread32be(&dev->iseg->internal_timer_h); | |
614 | if (timer_h != timer_h1) /* wrap around */ | |
615 | timer_l = ioread32be(&dev->iseg->internal_timer_l); | |
616 | ||
a5a1d1c2 | 617 | return (u64)timer_l | (u64)timer_h1 << 32; |
b0844444 EBE |
618 | } |
619 | ||
231243c8 SM |
620 | static int mlx5_irq_set_affinity_hint(struct mlx5_core_dev *mdev, int i) |
621 | { | |
622 | struct mlx5_priv *priv = &mdev->priv; | |
623 | int irq = pci_irq_vector(mdev->pdev, MLX5_EQ_VEC_COMP_BASE + i); | |
624 | ||
625 | if (!zalloc_cpumask_var(&priv->irq_info[i].mask, GFP_KERNEL)) { | |
626 | mlx5_core_warn(mdev, "zalloc_cpumask_var failed"); | |
627 | return -ENOMEM; | |
628 | } | |
629 | ||
630 | cpumask_set_cpu(cpumask_local_spread(i, priv->numa_node), | |
631 | priv->irq_info[i].mask); | |
632 | ||
633 | if (IS_ENABLED(CONFIG_SMP) && | |
634 | irq_set_affinity_hint(irq, priv->irq_info[i].mask)) | |
635 | mlx5_core_warn(mdev, "irq_set_affinity_hint failed, irq 0x%.4x", irq); | |
636 | ||
637 | return 0; | |
638 | } | |
639 | ||
640 | static void mlx5_irq_clear_affinity_hint(struct mlx5_core_dev *mdev, int i) | |
641 | { | |
642 | struct mlx5_priv *priv = &mdev->priv; | |
643 | int irq = pci_irq_vector(mdev->pdev, MLX5_EQ_VEC_COMP_BASE + i); | |
644 | ||
645 | irq_set_affinity_hint(irq, NULL); | |
646 | free_cpumask_var(priv->irq_info[i].mask); | |
647 | } | |
648 | ||
649 | static int mlx5_irq_set_affinity_hints(struct mlx5_core_dev *mdev) | |
650 | { | |
651 | int err; | |
652 | int i; | |
653 | ||
654 | for (i = 0; i < mdev->priv.eq_table.num_comp_vectors; i++) { | |
655 | err = mlx5_irq_set_affinity_hint(mdev, i); | |
656 | if (err) | |
657 | goto err_out; | |
658 | } | |
659 | ||
660 | return 0; | |
661 | ||
662 | err_out: | |
663 | for (i--; i >= 0; i--) | |
664 | mlx5_irq_clear_affinity_hint(mdev, i); | |
665 | ||
666 | return err; | |
667 | } | |
668 | ||
669 | static void mlx5_irq_clear_affinity_hints(struct mlx5_core_dev *mdev) | |
670 | { | |
671 | int i; | |
672 | ||
673 | for (i = 0; i < mdev->priv.eq_table.num_comp_vectors; i++) | |
674 | mlx5_irq_clear_affinity_hint(mdev, i); | |
675 | } | |
676 | ||
0b6e26ce DT |
677 | int mlx5_vector2eqn(struct mlx5_core_dev *dev, int vector, int *eqn, |
678 | unsigned int *irqn) | |
233d05d2 SM |
679 | { |
680 | struct mlx5_eq_table *table = &dev->priv.eq_table; | |
681 | struct mlx5_eq *eq, *n; | |
682 | int err = -ENOENT; | |
683 | ||
684 | spin_lock(&table->lock); | |
685 | list_for_each_entry_safe(eq, n, &table->comp_eqs_list, list) { | |
686 | if (eq->index == vector) { | |
687 | *eqn = eq->eqn; | |
688 | *irqn = eq->irqn; | |
689 | err = 0; | |
690 | break; | |
691 | } | |
692 | } | |
693 | spin_unlock(&table->lock); | |
694 | ||
695 | return err; | |
696 | } | |
697 | EXPORT_SYMBOL(mlx5_vector2eqn); | |
698 | ||
94c6825e MB |
699 | struct mlx5_eq *mlx5_eqn2eq(struct mlx5_core_dev *dev, int eqn) |
700 | { | |
701 | struct mlx5_eq_table *table = &dev->priv.eq_table; | |
702 | struct mlx5_eq *eq; | |
703 | ||
704 | spin_lock(&table->lock); | |
705 | list_for_each_entry(eq, &table->comp_eqs_list, list) | |
706 | if (eq->eqn == eqn) { | |
707 | spin_unlock(&table->lock); | |
708 | return eq; | |
709 | } | |
710 | ||
711 | spin_unlock(&table->lock); | |
712 | ||
713 | return ERR_PTR(-ENOENT); | |
714 | } | |
715 | ||
233d05d2 SM |
716 | static void free_comp_eqs(struct mlx5_core_dev *dev) |
717 | { | |
718 | struct mlx5_eq_table *table = &dev->priv.eq_table; | |
719 | struct mlx5_eq *eq, *n; | |
720 | ||
5a7b27eb MG |
721 | #ifdef CONFIG_RFS_ACCEL |
722 | if (dev->rmap) { | |
723 | free_irq_cpu_rmap(dev->rmap); | |
724 | dev->rmap = NULL; | |
725 | } | |
726 | #endif | |
233d05d2 SM |
727 | spin_lock(&table->lock); |
728 | list_for_each_entry_safe(eq, n, &table->comp_eqs_list, list) { | |
729 | list_del(&eq->list); | |
730 | spin_unlock(&table->lock); | |
731 | if (mlx5_destroy_unmap_eq(dev, eq)) | |
732 | mlx5_core_warn(dev, "failed to destroy EQ 0x%x\n", | |
733 | eq->eqn); | |
734 | kfree(eq); | |
735 | spin_lock(&table->lock); | |
736 | } | |
737 | spin_unlock(&table->lock); | |
738 | } | |
739 | ||
740 | static int alloc_comp_eqs(struct mlx5_core_dev *dev) | |
741 | { | |
742 | struct mlx5_eq_table *table = &dev->priv.eq_table; | |
db058a18 | 743 | char name[MLX5_MAX_IRQ_NAME]; |
233d05d2 SM |
744 | struct mlx5_eq *eq; |
745 | int ncomp_vec; | |
746 | int nent; | |
747 | int err; | |
748 | int i; | |
749 | ||
750 | INIT_LIST_HEAD(&table->comp_eqs_list); | |
751 | ncomp_vec = table->num_comp_vectors; | |
752 | nent = MLX5_COMP_EQ_SIZE; | |
5a7b27eb MG |
753 | #ifdef CONFIG_RFS_ACCEL |
754 | dev->rmap = alloc_irq_cpu_rmap(ncomp_vec); | |
755 | if (!dev->rmap) | |
756 | return -ENOMEM; | |
757 | #endif | |
233d05d2 SM |
758 | for (i = 0; i < ncomp_vec; i++) { |
759 | eq = kzalloc(sizeof(*eq), GFP_KERNEL); | |
760 | if (!eq) { | |
761 | err = -ENOMEM; | |
762 | goto clean; | |
763 | } | |
764 | ||
5a7b27eb | 765 | #ifdef CONFIG_RFS_ACCEL |
78249c42 SG |
766 | irq_cpu_rmap_add(dev->rmap, pci_irq_vector(dev->pdev, |
767 | MLX5_EQ_VEC_COMP_BASE + i)); | |
5a7b27eb | 768 | #endif |
db058a18 | 769 | snprintf(name, MLX5_MAX_IRQ_NAME, "mlx5_comp%d", i); |
233d05d2 SM |
770 | err = mlx5_create_map_eq(dev, eq, |
771 | i + MLX5_EQ_VEC_COMP_BASE, nent, 0, | |
01187175 | 772 | name, MLX5_EQ_TYPE_COMP); |
233d05d2 SM |
773 | if (err) { |
774 | kfree(eq); | |
775 | goto clean; | |
776 | } | |
777 | mlx5_core_dbg(dev, "allocated completion EQN %d\n", eq->eqn); | |
778 | eq->index = i; | |
779 | spin_lock(&table->lock); | |
780 | list_add_tail(&eq->list, &table->comp_eqs_list); | |
781 | spin_unlock(&table->lock); | |
782 | } | |
783 | ||
784 | return 0; | |
785 | ||
786 | clean: | |
787 | free_comp_eqs(dev); | |
788 | return err; | |
789 | } | |
790 | ||
f62b8bb8 AV |
791 | static int mlx5_core_set_issi(struct mlx5_core_dev *dev) |
792 | { | |
c4f287c4 SM |
793 | u32 query_in[MLX5_ST_SZ_DW(query_issi_in)] = {0}; |
794 | u32 query_out[MLX5_ST_SZ_DW(query_issi_out)] = {0}; | |
f62b8bb8 | 795 | u32 sup_issi; |
c4f287c4 | 796 | int err; |
f62b8bb8 AV |
797 | |
798 | MLX5_SET(query_issi_in, query_in, opcode, MLX5_CMD_OP_QUERY_ISSI); | |
c4f287c4 SM |
799 | err = mlx5_cmd_exec(dev, query_in, sizeof(query_in), |
800 | query_out, sizeof(query_out)); | |
f62b8bb8 | 801 | if (err) { |
c4f287c4 SM |
802 | u32 syndrome; |
803 | u8 status; | |
804 | ||
805 | mlx5_cmd_mbox_status(query_out, &status, &syndrome); | |
f9c14e46 KH |
806 | if (!status || syndrome == MLX5_DRIVER_SYND) { |
807 | mlx5_core_err(dev, "Failed to query ISSI err(%d) status(%d) synd(%d)\n", | |
808 | err, status, syndrome); | |
809 | return err; | |
f62b8bb8 AV |
810 | } |
811 | ||
f9c14e46 KH |
812 | mlx5_core_warn(dev, "Query ISSI is not supported by FW, ISSI is 0\n"); |
813 | dev->issi = 0; | |
814 | return 0; | |
f62b8bb8 AV |
815 | } |
816 | ||
817 | sup_issi = MLX5_GET(query_issi_out, query_out, supported_issi_dw0); | |
818 | ||
819 | if (sup_issi & (1 << 1)) { | |
c4f287c4 SM |
820 | u32 set_in[MLX5_ST_SZ_DW(set_issi_in)] = {0}; |
821 | u32 set_out[MLX5_ST_SZ_DW(set_issi_out)] = {0}; | |
f62b8bb8 AV |
822 | |
823 | MLX5_SET(set_issi_in, set_in, opcode, MLX5_CMD_OP_SET_ISSI); | |
824 | MLX5_SET(set_issi_in, set_in, current_issi, 1); | |
c4f287c4 SM |
825 | err = mlx5_cmd_exec(dev, set_in, sizeof(set_in), |
826 | set_out, sizeof(set_out)); | |
f62b8bb8 | 827 | if (err) { |
f9c14e46 KH |
828 | mlx5_core_err(dev, "Failed to set ISSI to 1 err(%d)\n", |
829 | err); | |
f62b8bb8 AV |
830 | return err; |
831 | } | |
832 | ||
833 | dev->issi = 1; | |
834 | ||
835 | return 0; | |
e74a1db0 | 836 | } else if (sup_issi & (1 << 0) || !sup_issi) { |
f62b8bb8 AV |
837 | return 0; |
838 | } | |
839 | ||
9eb78923 | 840 | return -EOPNOTSUPP; |
f62b8bb8 | 841 | } |
f62b8bb8 | 842 | |
a31208b1 MD |
843 | static int mlx5_pci_init(struct mlx5_core_dev *dev, struct mlx5_priv *priv) |
844 | { | |
845 | struct pci_dev *pdev = dev->pdev; | |
846 | int err = 0; | |
e126ba97 | 847 | |
e126ba97 EC |
848 | pci_set_drvdata(dev->pdev, dev); |
849 | strncpy(priv->name, dev_name(&pdev->dev), MLX5_MAX_NAME_LEN); | |
850 | priv->name[MLX5_MAX_NAME_LEN - 1] = 0; | |
851 | ||
852 | mutex_init(&priv->pgdir_mutex); | |
853 | INIT_LIST_HEAD(&priv->pgdir_list); | |
854 | spin_lock_init(&priv->mkey_lock); | |
855 | ||
311c7c71 SM |
856 | mutex_init(&priv->alloc_mutex); |
857 | ||
858 | priv->numa_node = dev_to_node(&dev->pdev->dev); | |
859 | ||
e126ba97 EC |
860 | priv->dbg_root = debugfs_create_dir(dev_name(&pdev->dev), mlx5_debugfs_root); |
861 | if (!priv->dbg_root) | |
862 | return -ENOMEM; | |
863 | ||
89d44f0a | 864 | err = mlx5_pci_enable_device(dev); |
e126ba97 | 865 | if (err) { |
1a91de28 | 866 | dev_err(&pdev->dev, "Cannot enable PCI device, aborting\n"); |
e126ba97 EC |
867 | goto err_dbg; |
868 | } | |
869 | ||
870 | err = request_bar(pdev); | |
871 | if (err) { | |
1a91de28 | 872 | dev_err(&pdev->dev, "error requesting BARs, aborting\n"); |
e126ba97 EC |
873 | goto err_disable; |
874 | } | |
875 | ||
876 | pci_set_master(pdev); | |
877 | ||
878 | err = set_dma_caps(pdev); | |
879 | if (err) { | |
880 | dev_err(&pdev->dev, "Failed setting DMA capabilities mask, aborting\n"); | |
881 | goto err_clr_master; | |
882 | } | |
883 | ||
884 | dev->iseg_base = pci_resource_start(dev->pdev, 0); | |
885 | dev->iseg = ioremap(dev->iseg_base, sizeof(*dev->iseg)); | |
886 | if (!dev->iseg) { | |
887 | err = -ENOMEM; | |
888 | dev_err(&pdev->dev, "Failed mapping initialization segment, aborting\n"); | |
889 | goto err_clr_master; | |
890 | } | |
a31208b1 MD |
891 | |
892 | return 0; | |
893 | ||
894 | err_clr_master: | |
895 | pci_clear_master(dev->pdev); | |
896 | release_bar(dev->pdev); | |
897 | err_disable: | |
89d44f0a | 898 | mlx5_pci_disable_device(dev); |
a31208b1 MD |
899 | |
900 | err_dbg: | |
901 | debugfs_remove(priv->dbg_root); | |
902 | return err; | |
903 | } | |
904 | ||
905 | static void mlx5_pci_close(struct mlx5_core_dev *dev, struct mlx5_priv *priv) | |
906 | { | |
907 | iounmap(dev->iseg); | |
908 | pci_clear_master(dev->pdev); | |
909 | release_bar(dev->pdev); | |
89d44f0a | 910 | mlx5_pci_disable_device(dev); |
a31208b1 MD |
911 | debugfs_remove(priv->dbg_root); |
912 | } | |
913 | ||
59211bd3 MHY |
914 | static int mlx5_init_once(struct mlx5_core_dev *dev, struct mlx5_priv *priv) |
915 | { | |
916 | struct pci_dev *pdev = dev->pdev; | |
917 | int err; | |
918 | ||
59211bd3 MHY |
919 | err = mlx5_query_board_id(dev); |
920 | if (err) { | |
921 | dev_err(&pdev->dev, "query board id failed\n"); | |
922 | goto out; | |
923 | } | |
924 | ||
925 | err = mlx5_eq_init(dev); | |
926 | if (err) { | |
927 | dev_err(&pdev->dev, "failed to initialize eq\n"); | |
928 | goto out; | |
929 | } | |
930 | ||
59211bd3 MHY |
931 | err = mlx5_init_cq_table(dev); |
932 | if (err) { | |
933 | dev_err(&pdev->dev, "failed to initialize cq table\n"); | |
934 | goto err_eq_cleanup; | |
935 | } | |
936 | ||
937 | mlx5_init_qp_table(dev); | |
938 | ||
939 | mlx5_init_srq_table(dev); | |
940 | ||
941 | mlx5_init_mkey_table(dev); | |
942 | ||
52ec462e IT |
943 | mlx5_init_reserved_gids(dev); |
944 | ||
7c39afb3 FD |
945 | mlx5_init_clock(dev); |
946 | ||
59211bd3 MHY |
947 | err = mlx5_init_rl_table(dev); |
948 | if (err) { | |
949 | dev_err(&pdev->dev, "Failed to init rate limiting\n"); | |
950 | goto err_tables_cleanup; | |
951 | } | |
952 | ||
eeb66cdb SM |
953 | err = mlx5_mpfs_init(dev); |
954 | if (err) { | |
955 | dev_err(&pdev->dev, "Failed to init l2 table %d\n", err); | |
956 | goto err_rl_cleanup; | |
957 | } | |
958 | ||
c2d6e31a MHY |
959 | err = mlx5_eswitch_init(dev); |
960 | if (err) { | |
961 | dev_err(&pdev->dev, "Failed to init eswitch %d\n", err); | |
eeb66cdb | 962 | goto err_mpfs_cleanup; |
c2d6e31a | 963 | } |
c2d6e31a MHY |
964 | |
965 | err = mlx5_sriov_init(dev); | |
966 | if (err) { | |
967 | dev_err(&pdev->dev, "Failed to init sriov %d\n", err); | |
968 | goto err_eswitch_cleanup; | |
969 | } | |
970 | ||
9410733c IT |
971 | err = mlx5_fpga_init(dev); |
972 | if (err) { | |
973 | dev_err(&pdev->dev, "Failed to init fpga device %d\n", err); | |
974 | goto err_sriov_cleanup; | |
975 | } | |
976 | ||
59211bd3 MHY |
977 | return 0; |
978 | ||
9410733c IT |
979 | err_sriov_cleanup: |
980 | mlx5_sriov_cleanup(dev); | |
c2d6e31a | 981 | err_eswitch_cleanup: |
c2d6e31a | 982 | mlx5_eswitch_cleanup(dev->priv.eswitch); |
eeb66cdb | 983 | err_mpfs_cleanup: |
eeb66cdb | 984 | mlx5_mpfs_cleanup(dev); |
c2d6e31a | 985 | err_rl_cleanup: |
c2d6e31a | 986 | mlx5_cleanup_rl_table(dev); |
59211bd3 MHY |
987 | err_tables_cleanup: |
988 | mlx5_cleanup_mkey_table(dev); | |
989 | mlx5_cleanup_srq_table(dev); | |
990 | mlx5_cleanup_qp_table(dev); | |
991 | mlx5_cleanup_cq_table(dev); | |
992 | ||
993 | err_eq_cleanup: | |
994 | mlx5_eq_cleanup(dev); | |
995 | ||
996 | out: | |
997 | return err; | |
998 | } | |
999 | ||
1000 | static void mlx5_cleanup_once(struct mlx5_core_dev *dev) | |
1001 | { | |
9410733c | 1002 | mlx5_fpga_cleanup(dev); |
c2d6e31a | 1003 | mlx5_sriov_cleanup(dev); |
c2d6e31a | 1004 | mlx5_eswitch_cleanup(dev->priv.eswitch); |
eeb66cdb | 1005 | mlx5_mpfs_cleanup(dev); |
59211bd3 | 1006 | mlx5_cleanup_rl_table(dev); |
7c39afb3 | 1007 | mlx5_cleanup_clock(dev); |
52ec462e | 1008 | mlx5_cleanup_reserved_gids(dev); |
59211bd3 MHY |
1009 | mlx5_cleanup_mkey_table(dev); |
1010 | mlx5_cleanup_srq_table(dev); | |
1011 | mlx5_cleanup_qp_table(dev); | |
1012 | mlx5_cleanup_cq_table(dev); | |
1013 | mlx5_eq_cleanup(dev); | |
1014 | } | |
1015 | ||
1016 | static int mlx5_load_one(struct mlx5_core_dev *dev, struct mlx5_priv *priv, | |
1017 | bool boot) | |
a31208b1 MD |
1018 | { |
1019 | struct pci_dev *pdev = dev->pdev; | |
1020 | int err; | |
1021 | ||
89d44f0a | 1022 | mutex_lock(&dev->intf_state_mutex); |
5fc7197d | 1023 | if (test_bit(MLX5_INTERFACE_STATE_UP, &dev->intf_state)) { |
89d44f0a MD |
1024 | dev_warn(&dev->pdev->dev, "%s: interface is up, NOP\n", |
1025 | __func__); | |
1026 | goto out; | |
1027 | } | |
1028 | ||
e126ba97 EC |
1029 | dev_info(&pdev->dev, "firmware version: %d.%d.%d\n", fw_rev_maj(dev), |
1030 | fw_rev_min(dev), fw_rev_sub(dev)); | |
1031 | ||
89d44f0a MD |
1032 | /* on load removing any previous indication of internal error, device is |
1033 | * up | |
1034 | */ | |
1035 | dev->state = MLX5_DEVICE_STATE_UP; | |
1036 | ||
6c780a02 EC |
1037 | /* wait for firmware to accept initialization segments configurations |
1038 | */ | |
1039 | err = wait_fw_init(dev, FW_PRE_INIT_TIMEOUT_MILI); | |
1040 | if (err) { | |
1041 | dev_err(&dev->pdev->dev, "Firmware over %d MS in pre-initializing state, aborting\n", | |
1042 | FW_PRE_INIT_TIMEOUT_MILI); | |
8ce59b16 | 1043 | goto out_err; |
6c780a02 EC |
1044 | } |
1045 | ||
e126ba97 EC |
1046 | err = mlx5_cmd_init(dev); |
1047 | if (err) { | |
1048 | dev_err(&pdev->dev, "Failed initializing command interface, aborting\n"); | |
89d44f0a | 1049 | goto out_err; |
e126ba97 EC |
1050 | } |
1051 | ||
e3297246 EC |
1052 | err = wait_fw_init(dev, FW_INIT_TIMEOUT_MILI); |
1053 | if (err) { | |
1054 | dev_err(&dev->pdev->dev, "Firmware over %d MS in initializing state, aborting\n", | |
1055 | FW_INIT_TIMEOUT_MILI); | |
55378a23 | 1056 | goto err_cmd_cleanup; |
e3297246 EC |
1057 | } |
1058 | ||
0b107106 | 1059 | err = mlx5_core_enable_hca(dev, 0); |
cd23b14b EC |
1060 | if (err) { |
1061 | dev_err(&pdev->dev, "enable hca failed\n"); | |
59211bd3 | 1062 | goto err_cmd_cleanup; |
cd23b14b EC |
1063 | } |
1064 | ||
f62b8bb8 AV |
1065 | err = mlx5_core_set_issi(dev); |
1066 | if (err) { | |
1067 | dev_err(&pdev->dev, "failed to set issi\n"); | |
1068 | goto err_disable_hca; | |
1069 | } | |
f62b8bb8 | 1070 | |
cd23b14b EC |
1071 | err = mlx5_satisfy_startup_pages(dev, 1); |
1072 | if (err) { | |
1073 | dev_err(&pdev->dev, "failed to allocate boot pages\n"); | |
1074 | goto err_disable_hca; | |
1075 | } | |
1076 | ||
e126ba97 EC |
1077 | err = set_hca_ctrl(dev); |
1078 | if (err) { | |
1079 | dev_err(&pdev->dev, "set_hca_ctrl failed\n"); | |
cd23b14b | 1080 | goto reclaim_boot_pages; |
e126ba97 EC |
1081 | } |
1082 | ||
1083 | err = handle_hca_cap(dev); | |
1084 | if (err) { | |
1085 | dev_err(&pdev->dev, "handle_hca_cap failed\n"); | |
cd23b14b | 1086 | goto reclaim_boot_pages; |
e126ba97 EC |
1087 | } |
1088 | ||
f91e6d89 EBE |
1089 | err = handle_hca_cap_atomic(dev); |
1090 | if (err) { | |
1091 | dev_err(&pdev->dev, "handle_hca_cap_atomic failed\n"); | |
1092 | goto reclaim_boot_pages; | |
e126ba97 EC |
1093 | } |
1094 | ||
cd23b14b | 1095 | err = mlx5_satisfy_startup_pages(dev, 0); |
e126ba97 | 1096 | if (err) { |
cd23b14b EC |
1097 | dev_err(&pdev->dev, "failed to allocate init pages\n"); |
1098 | goto reclaim_boot_pages; | |
e126ba97 EC |
1099 | } |
1100 | ||
1101 | err = mlx5_pagealloc_start(dev); | |
1102 | if (err) { | |
1103 | dev_err(&pdev->dev, "mlx5_pagealloc_start failed\n"); | |
cd23b14b | 1104 | goto reclaim_boot_pages; |
e126ba97 EC |
1105 | } |
1106 | ||
1107 | err = mlx5_cmd_init_hca(dev); | |
1108 | if (err) { | |
1109 | dev_err(&pdev->dev, "init hca failed\n"); | |
1110 | goto err_pagealloc_stop; | |
1111 | } | |
1112 | ||
012e50e1 HN |
1113 | mlx5_set_driver_version(dev); |
1114 | ||
e126ba97 EC |
1115 | mlx5_start_health_poll(dev); |
1116 | ||
bba1574c DJ |
1117 | err = mlx5_query_hca_caps(dev); |
1118 | if (err) { | |
1119 | dev_err(&pdev->dev, "query hca failed\n"); | |
1120 | goto err_stop_poll; | |
1121 | } | |
1122 | ||
59211bd3 MHY |
1123 | if (boot && mlx5_init_once(dev, priv)) { |
1124 | dev_err(&pdev->dev, "sw objs init failed\n"); | |
e126ba97 EC |
1125 | goto err_stop_poll; |
1126 | } | |
1127 | ||
78249c42 | 1128 | err = mlx5_alloc_irq_vectors(dev); |
e126ba97 | 1129 | if (err) { |
78249c42 | 1130 | dev_err(&pdev->dev, "alloc irq vectors failed\n"); |
59211bd3 | 1131 | goto err_cleanup_once; |
e126ba97 EC |
1132 | } |
1133 | ||
01187175 EC |
1134 | dev->priv.uar = mlx5_get_uars_page(dev); |
1135 | if (!dev->priv.uar) { | |
e126ba97 | 1136 | dev_err(&pdev->dev, "Failed allocating uar, aborting\n"); |
59211bd3 | 1137 | goto err_disable_msix; |
e126ba97 EC |
1138 | } |
1139 | ||
1140 | err = mlx5_start_eqs(dev); | |
1141 | if (err) { | |
1142 | dev_err(&pdev->dev, "Failed to start pages and async EQs\n"); | |
9410733c | 1143 | goto err_put_uars; |
e126ba97 EC |
1144 | } |
1145 | ||
233d05d2 SM |
1146 | err = alloc_comp_eqs(dev); |
1147 | if (err) { | |
1148 | dev_err(&pdev->dev, "Failed to alloc completion EQs\n"); | |
1149 | goto err_stop_eqs; | |
1150 | } | |
1151 | ||
231243c8 SM |
1152 | err = mlx5_irq_set_affinity_hints(dev); |
1153 | if (err) { | |
1154 | dev_err(&pdev->dev, "Failed to alloc affinity hint cpumask\n"); | |
1155 | goto err_affinity_hints; | |
1156 | } | |
1157 | ||
86d722ad | 1158 | err = mlx5_init_fs(dev); |
59211bd3 | 1159 | if (err) { |
86d722ad | 1160 | dev_err(&pdev->dev, "Failed to init flow steering\n"); |
c85023e1 | 1161 | goto err_fs; |
59211bd3 | 1162 | } |
e126ba97 | 1163 | |
c85023e1 | 1164 | err = mlx5_core_set_hca_defaults(dev); |
86d722ad | 1165 | if (err) { |
c85023e1 | 1166 | dev_err(&pdev->dev, "Failed to set hca defaults\n"); |
86d722ad MG |
1167 | goto err_fs; |
1168 | } | |
1466cc5b | 1169 | |
c2d6e31a | 1170 | err = mlx5_sriov_attach(dev); |
fc50db98 EC |
1171 | if (err) { |
1172 | dev_err(&pdev->dev, "sriov init failed %d\n", err); | |
1173 | goto err_sriov; | |
1174 | } | |
1175 | ||
e29341fb IT |
1176 | err = mlx5_fpga_device_start(dev); |
1177 | if (err) { | |
1178 | dev_err(&pdev->dev, "fpga device start failed %d\n", err); | |
52ec462e | 1179 | goto err_fpga_start; |
e29341fb | 1180 | } |
bebb23e6 IT |
1181 | err = mlx5_accel_ipsec_init(dev); |
1182 | if (err) { | |
1183 | dev_err(&pdev->dev, "IPSec device start failed %d\n", err); | |
1184 | goto err_ipsec_start; | |
1185 | } | |
e29341fb | 1186 | |
737a234b MHY |
1187 | if (mlx5_device_registered(dev)) { |
1188 | mlx5_attach_device(dev); | |
1189 | } else { | |
1190 | err = mlx5_register_device(dev); | |
1191 | if (err) { | |
1192 | dev_err(&pdev->dev, "mlx5_register_device failed %d\n", err); | |
1193 | goto err_reg_dev; | |
1194 | } | |
a31208b1 MD |
1195 | } |
1196 | ||
5fc7197d | 1197 | set_bit(MLX5_INTERFACE_STATE_UP, &dev->intf_state); |
89d44f0a MD |
1198 | out: |
1199 | mutex_unlock(&dev->intf_state_mutex); | |
1200 | ||
e126ba97 EC |
1201 | return 0; |
1202 | ||
59211bd3 | 1203 | err_reg_dev: |
bebb23e6 IT |
1204 | mlx5_accel_ipsec_cleanup(dev); |
1205 | err_ipsec_start: | |
52ec462e IT |
1206 | mlx5_fpga_device_stop(dev); |
1207 | ||
1208 | err_fpga_start: | |
c2d6e31a | 1209 | mlx5_sriov_detach(dev); |
fc50db98 | 1210 | |
59211bd3 | 1211 | err_sriov: |
86d722ad | 1212 | mlx5_cleanup_fs(dev); |
59211bd3 | 1213 | |
86d722ad | 1214 | err_fs: |
231243c8 SM |
1215 | mlx5_irq_clear_affinity_hints(dev); |
1216 | ||
1217 | err_affinity_hints: | |
db058a18 SM |
1218 | free_comp_eqs(dev); |
1219 | ||
233d05d2 SM |
1220 | err_stop_eqs: |
1221 | mlx5_stop_eqs(dev); | |
1222 | ||
5fe9dec0 | 1223 | err_put_uars: |
01187175 | 1224 | mlx5_put_uars_page(dev, priv->uar); |
e126ba97 | 1225 | |
59211bd3 | 1226 | err_disable_msix: |
78249c42 | 1227 | mlx5_free_irq_vectors(dev); |
e126ba97 | 1228 | |
59211bd3 MHY |
1229 | err_cleanup_once: |
1230 | if (boot) | |
1231 | mlx5_cleanup_once(dev); | |
1232 | ||
e126ba97 EC |
1233 | err_stop_poll: |
1234 | mlx5_stop_health_poll(dev); | |
1bde6e30 EC |
1235 | if (mlx5_cmd_teardown_hca(dev)) { |
1236 | dev_err(&dev->pdev->dev, "tear_down_hca failed, skip cleanup\n"); | |
89d44f0a | 1237 | goto out_err; |
1bde6e30 | 1238 | } |
e126ba97 EC |
1239 | |
1240 | err_pagealloc_stop: | |
1241 | mlx5_pagealloc_stop(dev); | |
1242 | ||
cd23b14b | 1243 | reclaim_boot_pages: |
e126ba97 EC |
1244 | mlx5_reclaim_startup_pages(dev); |
1245 | ||
cd23b14b | 1246 | err_disable_hca: |
0b107106 | 1247 | mlx5_core_disable_hca(dev, 0); |
cd23b14b | 1248 | |
59211bd3 | 1249 | err_cmd_cleanup: |
e126ba97 EC |
1250 | mlx5_cmd_cleanup(dev); |
1251 | ||
89d44f0a MD |
1252 | out_err: |
1253 | dev->state = MLX5_DEVICE_STATE_INTERNAL_ERROR; | |
1254 | mutex_unlock(&dev->intf_state_mutex); | |
1255 | ||
e126ba97 EC |
1256 | return err; |
1257 | } | |
e126ba97 | 1258 | |
59211bd3 MHY |
1259 | static int mlx5_unload_one(struct mlx5_core_dev *dev, struct mlx5_priv *priv, |
1260 | bool cleanup) | |
e126ba97 | 1261 | { |
89d44f0a | 1262 | int err = 0; |
e126ba97 | 1263 | |
5e44fca5 | 1264 | if (cleanup) |
2a0165a0 | 1265 | mlx5_drain_health_recovery(dev); |
689a248d | 1266 | |
89d44f0a | 1267 | mutex_lock(&dev->intf_state_mutex); |
b3cb5388 | 1268 | if (!test_bit(MLX5_INTERFACE_STATE_UP, &dev->intf_state)) { |
89d44f0a MD |
1269 | dev_warn(&dev->pdev->dev, "%s: interface is down, NOP\n", |
1270 | __func__); | |
59211bd3 MHY |
1271 | if (cleanup) |
1272 | mlx5_cleanup_once(dev); | |
89d44f0a MD |
1273 | goto out; |
1274 | } | |
6b6adee3 | 1275 | |
9ade8c7c | 1276 | clear_bit(MLX5_INTERFACE_STATE_UP, &dev->intf_state); |
9ade8c7c | 1277 | |
737a234b MHY |
1278 | if (mlx5_device_registered(dev)) |
1279 | mlx5_detach_device(dev); | |
1280 | ||
bebb23e6 | 1281 | mlx5_accel_ipsec_cleanup(dev); |
52ec462e IT |
1282 | mlx5_fpga_device_stop(dev); |
1283 | ||
c2d6e31a | 1284 | mlx5_sriov_detach(dev); |
86d722ad | 1285 | mlx5_cleanup_fs(dev); |
231243c8 | 1286 | mlx5_irq_clear_affinity_hints(dev); |
233d05d2 | 1287 | free_comp_eqs(dev); |
e126ba97 | 1288 | mlx5_stop_eqs(dev); |
01187175 | 1289 | mlx5_put_uars_page(dev, priv->uar); |
78249c42 | 1290 | mlx5_free_irq_vectors(dev); |
59211bd3 MHY |
1291 | if (cleanup) |
1292 | mlx5_cleanup_once(dev); | |
e126ba97 | 1293 | mlx5_stop_health_poll(dev); |
ac6ea6e8 EC |
1294 | err = mlx5_cmd_teardown_hca(dev); |
1295 | if (err) { | |
1bde6e30 | 1296 | dev_err(&dev->pdev->dev, "tear_down_hca failed, skip cleanup\n"); |
ac6ea6e8 | 1297 | goto out; |
1bde6e30 | 1298 | } |
e126ba97 EC |
1299 | mlx5_pagealloc_stop(dev); |
1300 | mlx5_reclaim_startup_pages(dev); | |
0b107106 | 1301 | mlx5_core_disable_hca(dev, 0); |
e126ba97 | 1302 | mlx5_cmd_cleanup(dev); |
9603b61d | 1303 | |
ac6ea6e8 | 1304 | out: |
89d44f0a | 1305 | mutex_unlock(&dev->intf_state_mutex); |
ac6ea6e8 | 1306 | return err; |
9603b61d | 1307 | } |
64613d94 | 1308 | |
9603b61d JM |
1309 | struct mlx5_core_event_handler { |
1310 | void (*event)(struct mlx5_core_dev *dev, | |
1311 | enum mlx5_dev_event event, | |
1312 | void *data); | |
1313 | }; | |
1314 | ||
feae9087 | 1315 | static const struct devlink_ops mlx5_devlink_ops = { |
e80541ec | 1316 | #ifdef CONFIG_MLX5_ESWITCH |
feae9087 OG |
1317 | .eswitch_mode_set = mlx5_devlink_eswitch_mode_set, |
1318 | .eswitch_mode_get = mlx5_devlink_eswitch_mode_get, | |
bffaa916 RD |
1319 | .eswitch_inline_mode_set = mlx5_devlink_eswitch_inline_mode_set, |
1320 | .eswitch_inline_mode_get = mlx5_devlink_eswitch_inline_mode_get, | |
7768d197 RD |
1321 | .eswitch_encap_mode_set = mlx5_devlink_eswitch_encap_mode_set, |
1322 | .eswitch_encap_mode_get = mlx5_devlink_eswitch_encap_mode_get, | |
feae9087 OG |
1323 | #endif |
1324 | }; | |
f66f049f | 1325 | |
59211bd3 | 1326 | #define MLX5_IB_MOD "mlx5_ib" |
9603b61d JM |
1327 | static int init_one(struct pci_dev *pdev, |
1328 | const struct pci_device_id *id) | |
1329 | { | |
1330 | struct mlx5_core_dev *dev; | |
feae9087 | 1331 | struct devlink *devlink; |
9603b61d JM |
1332 | struct mlx5_priv *priv; |
1333 | int err; | |
1334 | ||
feae9087 OG |
1335 | devlink = devlink_alloc(&mlx5_devlink_ops, sizeof(*dev)); |
1336 | if (!devlink) { | |
9603b61d JM |
1337 | dev_err(&pdev->dev, "kzalloc failed\n"); |
1338 | return -ENOMEM; | |
1339 | } | |
feae9087 OG |
1340 | |
1341 | dev = devlink_priv(devlink); | |
9603b61d | 1342 | priv = &dev->priv; |
fc50db98 | 1343 | priv->pci_dev_data = id->driver_data; |
9603b61d JM |
1344 | |
1345 | pci_set_drvdata(pdev, dev); | |
1346 | ||
0e97a340 HN |
1347 | dev->pdev = pdev; |
1348 | dev->event = mlx5_core_event; | |
9603b61d | 1349 | dev->profile = &profile[prof_sel]; |
9603b61d | 1350 | |
364d1798 EC |
1351 | INIT_LIST_HEAD(&priv->ctx_list); |
1352 | spin_lock_init(&priv->ctx_lock); | |
89d44f0a MD |
1353 | mutex_init(&dev->pci_status_mutex); |
1354 | mutex_init(&dev->intf_state_mutex); | |
d9aaed83 | 1355 | |
97834eba ES |
1356 | INIT_LIST_HEAD(&priv->waiting_events_list); |
1357 | priv->is_accum_events = false; | |
1358 | ||
d9aaed83 AK |
1359 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
1360 | err = init_srcu_struct(&priv->pfault_srcu); | |
1361 | if (err) { | |
1362 | dev_err(&pdev->dev, "init_srcu_struct failed with error code %d\n", | |
1363 | err); | |
1364 | goto clean_dev; | |
1365 | } | |
1366 | #endif | |
01187175 EC |
1367 | mutex_init(&priv->bfregs.reg_head.lock); |
1368 | mutex_init(&priv->bfregs.wc_head.lock); | |
1369 | INIT_LIST_HEAD(&priv->bfregs.reg_head.list); | |
1370 | INIT_LIST_HEAD(&priv->bfregs.wc_head.list); | |
1371 | ||
a31208b1 | 1372 | err = mlx5_pci_init(dev, priv); |
9603b61d | 1373 | if (err) { |
a31208b1 | 1374 | dev_err(&pdev->dev, "mlx5_pci_init failed with error code %d\n", err); |
d9aaed83 | 1375 | goto clean_srcu; |
9603b61d JM |
1376 | } |
1377 | ||
ac6ea6e8 EC |
1378 | err = mlx5_health_init(dev); |
1379 | if (err) { | |
1380 | dev_err(&pdev->dev, "mlx5_health_init failed with error code %d\n", err); | |
1381 | goto close_pci; | |
1382 | } | |
1383 | ||
59211bd3 MHY |
1384 | mlx5_pagealloc_init(dev); |
1385 | ||
1386 | err = mlx5_load_one(dev, priv, true); | |
9603b61d | 1387 | if (err) { |
a31208b1 | 1388 | dev_err(&pdev->dev, "mlx5_load_one failed with error code %d\n", err); |
ac6ea6e8 | 1389 | goto clean_health; |
9603b61d | 1390 | } |
59211bd3 | 1391 | |
f82eed45 | 1392 | request_module_nowait(MLX5_IB_MOD); |
9603b61d | 1393 | |
feae9087 OG |
1394 | err = devlink_register(devlink, &pdev->dev); |
1395 | if (err) | |
1396 | goto clean_load; | |
1397 | ||
5d47f6c8 | 1398 | pci_save_state(pdev); |
9603b61d JM |
1399 | return 0; |
1400 | ||
feae9087 | 1401 | clean_load: |
59211bd3 | 1402 | mlx5_unload_one(dev, priv, true); |
ac6ea6e8 | 1403 | clean_health: |
59211bd3 | 1404 | mlx5_pagealloc_cleanup(dev); |
ac6ea6e8 | 1405 | mlx5_health_cleanup(dev); |
a31208b1 MD |
1406 | close_pci: |
1407 | mlx5_pci_close(dev, priv); | |
d9aaed83 AK |
1408 | clean_srcu: |
1409 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING | |
1410 | cleanup_srcu_struct(&priv->pfault_srcu); | |
a31208b1 | 1411 | clean_dev: |
d9aaed83 | 1412 | #endif |
feae9087 | 1413 | devlink_free(devlink); |
a31208b1 | 1414 | |
9603b61d JM |
1415 | return err; |
1416 | } | |
a31208b1 | 1417 | |
9603b61d JM |
1418 | static void remove_one(struct pci_dev *pdev) |
1419 | { | |
1420 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
feae9087 | 1421 | struct devlink *devlink = priv_to_devlink(dev); |
a31208b1 | 1422 | struct mlx5_priv *priv = &dev->priv; |
9603b61d | 1423 | |
feae9087 | 1424 | devlink_unregister(devlink); |
737a234b MHY |
1425 | mlx5_unregister_device(dev); |
1426 | ||
59211bd3 | 1427 | if (mlx5_unload_one(dev, priv, true)) { |
a31208b1 | 1428 | dev_err(&dev->pdev->dev, "mlx5_unload_one failed\n"); |
ac6ea6e8 | 1429 | mlx5_health_cleanup(dev); |
a31208b1 MD |
1430 | return; |
1431 | } | |
737a234b | 1432 | |
59211bd3 | 1433 | mlx5_pagealloc_cleanup(dev); |
ac6ea6e8 | 1434 | mlx5_health_cleanup(dev); |
a31208b1 | 1435 | mlx5_pci_close(dev, priv); |
d9aaed83 AK |
1436 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
1437 | cleanup_srcu_struct(&priv->pfault_srcu); | |
1438 | #endif | |
feae9087 | 1439 | devlink_free(devlink); |
9603b61d JM |
1440 | } |
1441 | ||
89d44f0a MD |
1442 | static pci_ers_result_t mlx5_pci_err_detected(struct pci_dev *pdev, |
1443 | pci_channel_state_t state) | |
1444 | { | |
1445 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
1446 | struct mlx5_priv *priv = &dev->priv; | |
1447 | ||
1448 | dev_info(&pdev->dev, "%s was called\n", __func__); | |
04c0c1ab | 1449 | |
8812c24d | 1450 | mlx5_enter_error_state(dev, false); |
59211bd3 | 1451 | mlx5_unload_one(dev, priv, false); |
5d47f6c8 | 1452 | /* In case of kernel call drain the health wq */ |
05ac2c0b | 1453 | if (state) { |
5e44fca5 | 1454 | mlx5_drain_health_wq(dev); |
05ac2c0b MHY |
1455 | mlx5_pci_disable_device(dev); |
1456 | } | |
1457 | ||
89d44f0a MD |
1458 | return state == pci_channel_io_perm_failure ? |
1459 | PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_NEED_RESET; | |
1460 | } | |
1461 | ||
d57847dc DJ |
1462 | /* wait for the device to show vital signs by waiting |
1463 | * for the health counter to start counting. | |
89d44f0a | 1464 | */ |
d57847dc | 1465 | static int wait_vital(struct pci_dev *pdev) |
89d44f0a MD |
1466 | { |
1467 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
1468 | struct mlx5_core_health *health = &dev->priv.health; | |
1469 | const int niter = 100; | |
d57847dc | 1470 | u32 last_count = 0; |
89d44f0a | 1471 | u32 count; |
89d44f0a MD |
1472 | int i; |
1473 | ||
89d44f0a MD |
1474 | for (i = 0; i < niter; i++) { |
1475 | count = ioread32be(health->health_counter); | |
1476 | if (count && count != 0xffffffff) { | |
d57847dc DJ |
1477 | if (last_count && last_count != count) { |
1478 | dev_info(&pdev->dev, "Counter value 0x%x after %d iterations\n", count, i); | |
1479 | return 0; | |
1480 | } | |
1481 | last_count = count; | |
89d44f0a MD |
1482 | } |
1483 | msleep(50); | |
1484 | } | |
1485 | ||
d57847dc | 1486 | return -ETIMEDOUT; |
89d44f0a MD |
1487 | } |
1488 | ||
1061c90f | 1489 | static pci_ers_result_t mlx5_pci_slot_reset(struct pci_dev *pdev) |
89d44f0a MD |
1490 | { |
1491 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
89d44f0a MD |
1492 | int err; |
1493 | ||
1494 | dev_info(&pdev->dev, "%s was called\n", __func__); | |
1495 | ||
1061c90f | 1496 | err = mlx5_pci_enable_device(dev); |
d57847dc | 1497 | if (err) { |
1061c90f MHY |
1498 | dev_err(&pdev->dev, "%s: mlx5_pci_enable_device failed with error code: %d\n" |
1499 | , __func__, err); | |
1500 | return PCI_ERS_RESULT_DISCONNECT; | |
1501 | } | |
1502 | ||
1503 | pci_set_master(pdev); | |
1504 | pci_restore_state(pdev); | |
5d47f6c8 | 1505 | pci_save_state(pdev); |
1061c90f MHY |
1506 | |
1507 | if (wait_vital(pdev)) { | |
d57847dc | 1508 | dev_err(&pdev->dev, "%s: wait_vital timed out\n", __func__); |
1061c90f | 1509 | return PCI_ERS_RESULT_DISCONNECT; |
d57847dc | 1510 | } |
89d44f0a | 1511 | |
1061c90f MHY |
1512 | return PCI_ERS_RESULT_RECOVERED; |
1513 | } | |
1514 | ||
1061c90f MHY |
1515 | static void mlx5_pci_resume(struct pci_dev *pdev) |
1516 | { | |
1517 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
1518 | struct mlx5_priv *priv = &dev->priv; | |
1519 | int err; | |
1520 | ||
1521 | dev_info(&pdev->dev, "%s was called\n", __func__); | |
1522 | ||
59211bd3 | 1523 | err = mlx5_load_one(dev, priv, false); |
89d44f0a MD |
1524 | if (err) |
1525 | dev_err(&pdev->dev, "%s: mlx5_load_one failed with error code: %d\n" | |
1526 | , __func__, err); | |
1527 | else | |
1528 | dev_info(&pdev->dev, "%s: device recovered\n", __func__); | |
1529 | } | |
1530 | ||
1531 | static const struct pci_error_handlers mlx5_err_handler = { | |
1532 | .error_detected = mlx5_pci_err_detected, | |
1533 | .slot_reset = mlx5_pci_slot_reset, | |
1534 | .resume = mlx5_pci_resume | |
1535 | }; | |
1536 | ||
8812c24d MD |
1537 | static int mlx5_try_fast_unload(struct mlx5_core_dev *dev) |
1538 | { | |
1539 | int ret; | |
1540 | ||
1541 | if (!MLX5_CAP_GEN(dev, force_teardown)) { | |
1542 | mlx5_core_dbg(dev, "force teardown is not supported in the firmware\n"); | |
1543 | return -EOPNOTSUPP; | |
1544 | } | |
1545 | ||
1546 | if (dev->state == MLX5_DEVICE_STATE_INTERNAL_ERROR) { | |
1547 | mlx5_core_dbg(dev, "Device in internal error state, giving up\n"); | |
1548 | return -EAGAIN; | |
1549 | } | |
1550 | ||
d2aa060d HN |
1551 | /* Panic tear down fw command will stop the PCI bus communication |
1552 | * with the HCA, so the health polll is no longer needed. | |
1553 | */ | |
1554 | mlx5_drain_health_wq(dev); | |
1555 | mlx5_stop_health_poll(dev); | |
1556 | ||
8812c24d MD |
1557 | ret = mlx5_cmd_force_teardown_hca(dev); |
1558 | if (ret) { | |
1559 | mlx5_core_dbg(dev, "Firmware couldn't do fast unload error: %d\n", ret); | |
d2aa060d | 1560 | mlx5_start_health_poll(dev); |
8812c24d MD |
1561 | return ret; |
1562 | } | |
1563 | ||
1564 | mlx5_enter_error_state(dev, true); | |
1565 | ||
1566 | return 0; | |
1567 | } | |
1568 | ||
5fc7197d MD |
1569 | static void shutdown(struct pci_dev *pdev) |
1570 | { | |
1571 | struct mlx5_core_dev *dev = pci_get_drvdata(pdev); | |
1572 | struct mlx5_priv *priv = &dev->priv; | |
8812c24d | 1573 | int err; |
5fc7197d MD |
1574 | |
1575 | dev_info(&pdev->dev, "Shutdown was called\n"); | |
8812c24d MD |
1576 | err = mlx5_try_fast_unload(dev); |
1577 | if (err) | |
1578 | mlx5_unload_one(dev, priv, false); | |
5fc7197d MD |
1579 | mlx5_pci_disable_device(dev); |
1580 | } | |
1581 | ||
9603b61d | 1582 | static const struct pci_device_id mlx5_core_pci_table[] = { |
bbad7c21 | 1583 | { PCI_VDEVICE(MELLANOX, PCI_DEVICE_ID_MELLANOX_CONNECTIB) }, |
fc50db98 | 1584 | { PCI_VDEVICE(MELLANOX, 0x1012), MLX5_PCI_DEV_IS_VF}, /* Connect-IB VF */ |
bbad7c21 | 1585 | { PCI_VDEVICE(MELLANOX, PCI_DEVICE_ID_MELLANOX_CONNECTX4) }, |
fc50db98 | 1586 | { PCI_VDEVICE(MELLANOX, 0x1014), MLX5_PCI_DEV_IS_VF}, /* ConnectX-4 VF */ |
bbad7c21 | 1587 | { PCI_VDEVICE(MELLANOX, PCI_DEVICE_ID_MELLANOX_CONNECTX4_LX) }, |
fc50db98 | 1588 | { PCI_VDEVICE(MELLANOX, 0x1016), MLX5_PCI_DEV_IS_VF}, /* ConnectX-4LX VF */ |
7092fe86 | 1589 | { PCI_VDEVICE(MELLANOX, 0x1017) }, /* ConnectX-5, PCIe 3.0 */ |
64dbbdfe | 1590 | { PCI_VDEVICE(MELLANOX, 0x1018), MLX5_PCI_DEV_IS_VF}, /* ConnectX-5 VF */ |
d0dd989f MD |
1591 | { PCI_VDEVICE(MELLANOX, 0x1019) }, /* ConnectX-5 Ex */ |
1592 | { PCI_VDEVICE(MELLANOX, 0x101a), MLX5_PCI_DEV_IS_VF}, /* ConnectX-5 Ex VF */ | |
1593 | { PCI_VDEVICE(MELLANOX, 0x101b) }, /* ConnectX-6 */ | |
1594 | { PCI_VDEVICE(MELLANOX, 0x101c), MLX5_PCI_DEV_IS_VF}, /* ConnectX-6 VF */ | |
2e9d3e83 NO |
1595 | { PCI_VDEVICE(MELLANOX, 0xa2d2) }, /* BlueField integrated ConnectX-5 network controller */ |
1596 | { PCI_VDEVICE(MELLANOX, 0xa2d3), MLX5_PCI_DEV_IS_VF}, /* BlueField integrated ConnectX-5 network controller VF */ | |
9603b61d JM |
1597 | { 0, } |
1598 | }; | |
1599 | ||
1600 | MODULE_DEVICE_TABLE(pci, mlx5_core_pci_table); | |
1601 | ||
04c0c1ab MHY |
1602 | void mlx5_disable_device(struct mlx5_core_dev *dev) |
1603 | { | |
1604 | mlx5_pci_err_detected(dev->pdev, 0); | |
1605 | } | |
1606 | ||
1607 | void mlx5_recover_device(struct mlx5_core_dev *dev) | |
1608 | { | |
1609 | mlx5_pci_disable_device(dev); | |
1610 | if (mlx5_pci_slot_reset(dev->pdev) == PCI_ERS_RESULT_RECOVERED) | |
1611 | mlx5_pci_resume(dev->pdev); | |
1612 | } | |
1613 | ||
9603b61d JM |
1614 | static struct pci_driver mlx5_core_driver = { |
1615 | .name = DRIVER_NAME, | |
1616 | .id_table = mlx5_core_pci_table, | |
1617 | .probe = init_one, | |
89d44f0a | 1618 | .remove = remove_one, |
5fc7197d | 1619 | .shutdown = shutdown, |
fc50db98 EC |
1620 | .err_handler = &mlx5_err_handler, |
1621 | .sriov_configure = mlx5_core_sriov_configure, | |
9603b61d | 1622 | }; |
e126ba97 | 1623 | |
f663ad98 KH |
1624 | static void mlx5_core_verify_params(void) |
1625 | { | |
1626 | if (prof_sel >= ARRAY_SIZE(profile)) { | |
1627 | pr_warn("mlx5_core: WARNING: Invalid module parameter prof_sel %d, valid range 0-%zu, changing back to default(%d)\n", | |
1628 | prof_sel, | |
1629 | ARRAY_SIZE(profile) - 1, | |
1630 | MLX5_DEFAULT_PROF); | |
1631 | prof_sel = MLX5_DEFAULT_PROF; | |
1632 | } | |
1633 | } | |
1634 | ||
e126ba97 EC |
1635 | static int __init init(void) |
1636 | { | |
1637 | int err; | |
1638 | ||
f663ad98 | 1639 | mlx5_core_verify_params(); |
e126ba97 | 1640 | mlx5_register_debugfs(); |
e126ba97 | 1641 | |
9603b61d JM |
1642 | err = pci_register_driver(&mlx5_core_driver); |
1643 | if (err) | |
ac6ea6e8 | 1644 | goto err_debug; |
9603b61d | 1645 | |
f62b8bb8 AV |
1646 | #ifdef CONFIG_MLX5_CORE_EN |
1647 | mlx5e_init(); | |
1648 | #endif | |
1649 | ||
e126ba97 EC |
1650 | return 0; |
1651 | ||
e126ba97 EC |
1652 | err_debug: |
1653 | mlx5_unregister_debugfs(); | |
1654 | return err; | |
1655 | } | |
1656 | ||
1657 | static void __exit cleanup(void) | |
1658 | { | |
f62b8bb8 AV |
1659 | #ifdef CONFIG_MLX5_CORE_EN |
1660 | mlx5e_cleanup(); | |
1661 | #endif | |
9603b61d | 1662 | pci_unregister_driver(&mlx5_core_driver); |
e126ba97 EC |
1663 | mlx5_unregister_debugfs(); |
1664 | } | |
1665 | ||
1666 | module_init(init); | |
1667 | module_exit(cleanup); |