Commit | Line | Data |
---|---|---|
2a2336f8 YP |
1 | /* |
2 | * Copyright (c) 2007 Mellanox Technologies. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #include <linux/errno.h> | |
34 | #include <linux/if_ether.h> | |
c59fec20 | 35 | #include <linux/if_vlan.h> |
ee40fa06 | 36 | #include <linux/export.h> |
2a2336f8 YP |
37 | |
38 | #include <linux/mlx4/cmd.h> | |
39 | ||
40 | #include "mlx4.h" | |
41 | ||
42 | #define MLX4_MAC_VALID (1ull << 63) | |
2a2336f8 YP |
43 | |
44 | #define MLX4_VLAN_VALID (1u << 31) | |
45 | #define MLX4_VLAN_MASK 0xfff | |
46 | ||
93ece0c1 EE |
47 | #define MLX4_STATS_TRAFFIC_COUNTERS_MASK 0xfULL |
48 | #define MLX4_STATS_TRAFFIC_DROPS_MASK 0xc0ULL | |
49 | #define MLX4_STATS_ERROR_COUNTERS_MASK 0x1ffc30ULL | |
50 | #define MLX4_STATS_PORT_COUNTERS_MASK 0x1fe00000ULL | |
51 | ||
2a2336f8 YP |
52 | void mlx4_init_mac_table(struct mlx4_dev *dev, struct mlx4_mac_table *table) |
53 | { | |
54 | int i; | |
55 | ||
56 | mutex_init(&table->mutex); | |
57 | for (i = 0; i < MLX4_MAX_MAC_NUM; i++) { | |
58 | table->entries[i] = 0; | |
59 | table->refs[i] = 0; | |
60 | } | |
61 | table->max = 1 << dev->caps.log_num_macs; | |
62 | table->total = 0; | |
63 | } | |
64 | ||
65 | void mlx4_init_vlan_table(struct mlx4_dev *dev, struct mlx4_vlan_table *table) | |
66 | { | |
67 | int i; | |
68 | ||
69 | mutex_init(&table->mutex); | |
70 | for (i = 0; i < MLX4_MAX_VLAN_NUM; i++) { | |
71 | table->entries[i] = 0; | |
72 | table->refs[i] = 0; | |
73 | } | |
e72ebf5a | 74 | table->max = (1 << dev->caps.log_num_vlans) - MLX4_VLAN_REGULAR; |
2a2336f8 YP |
75 | table->total = 0; |
76 | } | |
77 | ||
ffe455ad EE |
78 | static int validate_index(struct mlx4_dev *dev, |
79 | struct mlx4_mac_table *table, int index) | |
80 | { | |
81 | int err = 0; | |
82 | ||
83 | if (index < 0 || index >= table->max || !table->entries[index]) { | |
84 | mlx4_warn(dev, "No valid Mac entry for the given index\n"); | |
85 | err = -EINVAL; | |
86 | } | |
87 | return err; | |
88 | } | |
89 | ||
90 | static int find_index(struct mlx4_dev *dev, | |
91 | struct mlx4_mac_table *table, u64 mac) | |
92 | { | |
93 | int i; | |
94 | ||
95 | for (i = 0; i < MLX4_MAX_MAC_NUM; i++) { | |
96 | if ((mac & MLX4_MAC_MASK) == | |
97 | (MLX4_MAC_MASK & be64_to_cpu(table->entries[i]))) | |
98 | return i; | |
99 | } | |
100 | /* Mac not found */ | |
101 | return -EINVAL; | |
1679200f YP |
102 | } |
103 | ||
ffe455ad EE |
104 | static int mlx4_set_port_mac_table(struct mlx4_dev *dev, u8 port, |
105 | __be64 *entries) | |
106 | { | |
107 | struct mlx4_cmd_mailbox *mailbox; | |
108 | u32 in_mod; | |
109 | int err; | |
110 | ||
111 | mailbox = mlx4_alloc_cmd_mailbox(dev); | |
112 | if (IS_ERR(mailbox)) | |
113 | return PTR_ERR(mailbox); | |
114 | ||
115 | memcpy(mailbox->buf, entries, MLX4_MAC_TABLE_SIZE); | |
116 | ||
117 | in_mod = MLX4_SET_PORT_MAC_TABLE << 8 | port; | |
0f6740c7 | 118 | |
ffe455ad EE |
119 | err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT, |
120 | MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE); | |
121 | ||
122 | mlx4_free_cmd_mailbox(dev, mailbox); | |
123 | return err; | |
124 | } | |
125 | ||
126 | int __mlx4_register_mac(struct mlx4_dev *dev, u8 port, u64 mac) | |
127 | { | |
128 | struct mlx4_port_info *info = &mlx4_priv(dev)->port[port]; | |
129 | struct mlx4_mac_table *table = &info->mac_table; | |
130 | int i, err = 0; | |
131 | int free = -1; | |
132 | ||
133 | mlx4_dbg(dev, "Registering MAC: 0x%llx for port %d\n", | |
134 | (unsigned long long) mac, port); | |
0f6740c7 | 135 | |
2a2336f8 | 136 | mutex_lock(&table->mutex); |
ffe455ad EE |
137 | for (i = 0; i < MLX4_MAX_MAC_NUM; i++) { |
138 | if (free < 0 && !table->entries[i]) { | |
2a2336f8 YP |
139 | free = i; |
140 | continue; | |
141 | } | |
142 | ||
143 | if (mac == (MLX4_MAC_MASK & be64_to_cpu(table->entries[i]))) { | |
6ce71acd RE |
144 | /* MAC already registered, increment ref count */ |
145 | err = i; | |
146 | ++table->refs[i]; | |
2a2336f8 YP |
147 | goto out; |
148 | } | |
149 | } | |
0926f910 | 150 | |
2a2336f8 YP |
151 | mlx4_dbg(dev, "Free MAC index is %d\n", free); |
152 | ||
153 | if (table->total == table->max) { | |
154 | /* No free mac entries */ | |
155 | err = -ENOSPC; | |
156 | goto out; | |
157 | } | |
158 | ||
159 | /* Register new MAC */ | |
2a2336f8 YP |
160 | table->entries[free] = cpu_to_be64(mac | MLX4_MAC_VALID); |
161 | ||
162 | err = mlx4_set_port_mac_table(dev, port, table->entries); | |
163 | if (unlikely(err)) { | |
ffe455ad EE |
164 | mlx4_err(dev, "Failed adding MAC: 0x%llx\n", |
165 | (unsigned long long) mac); | |
2a2336f8 YP |
166 | table->entries[free] = 0; |
167 | goto out; | |
168 | } | |
6ce71acd | 169 | table->refs[free] = 1; |
ffe455ad | 170 | err = free; |
2a2336f8 YP |
171 | ++table->total; |
172 | out: | |
173 | mutex_unlock(&table->mutex); | |
174 | return err; | |
175 | } | |
ffe455ad | 176 | EXPORT_SYMBOL_GPL(__mlx4_register_mac); |
2a2336f8 | 177 | |
ffe455ad | 178 | int mlx4_register_mac(struct mlx4_dev *dev, u8 port, u64 mac) |
2a2336f8 | 179 | { |
e7dbeba8 | 180 | u64 out_param = 0; |
acddd5dd | 181 | int err = -EINVAL; |
2a2336f8 | 182 | |
ffe455ad | 183 | if (mlx4_is_mfunc(dev)) { |
acddd5dd JM |
184 | if (!(dev->flags & MLX4_FLAG_OLD_REG_MAC)) { |
185 | err = mlx4_cmd_imm(dev, mac, &out_param, | |
186 | ((u32) port) << 8 | (u32) RES_MAC, | |
187 | RES_OP_RESERVE_AND_MAP, MLX4_CMD_ALLOC_RES, | |
188 | MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED); | |
189 | } | |
190 | if (err && err == -EINVAL && mlx4_is_slave(dev)) { | |
191 | /* retry using old REG_MAC format */ | |
192 | set_param_l(&out_param, port); | |
193 | err = mlx4_cmd_imm(dev, mac, &out_param, RES_MAC, | |
194 | RES_OP_RESERVE_AND_MAP, MLX4_CMD_ALLOC_RES, | |
195 | MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED); | |
196 | if (!err) | |
197 | dev->flags |= MLX4_FLAG_OLD_REG_MAC; | |
198 | } | |
ffe455ad EE |
199 | if (err) |
200 | return err; | |
1679200f | 201 | |
ffe455ad | 202 | return get_param_l(&out_param); |
1679200f | 203 | } |
ffe455ad | 204 | return __mlx4_register_mac(dev, port, mac); |
1679200f | 205 | } |
ffe455ad EE |
206 | EXPORT_SYMBOL_GPL(mlx4_register_mac); |
207 | ||
16a10ffd YB |
208 | int mlx4_get_base_qpn(struct mlx4_dev *dev, u8 port) |
209 | { | |
210 | return dev->caps.reserved_qps_base[MLX4_QP_REGION_ETH_ADDR] + | |
211 | (port - 1) * (1 << dev->caps.log_num_macs); | |
212 | } | |
213 | EXPORT_SYMBOL_GPL(mlx4_get_base_qpn); | |
1679200f | 214 | |
ffe455ad | 215 | void __mlx4_unregister_mac(struct mlx4_dev *dev, u8 port, u64 mac) |
1679200f YP |
216 | { |
217 | struct mlx4_port_info *info = &mlx4_priv(dev)->port[port]; | |
218 | struct mlx4_mac_table *table = &info->mac_table; | |
ffe455ad | 219 | int index; |
1679200f | 220 | |
1679200f | 221 | mutex_lock(&table->mutex); |
6ce71acd | 222 | index = find_index(dev, table, mac); |
1679200f YP |
223 | |
224 | if (validate_index(dev, table, index)) | |
225 | goto out; | |
6ce71acd RE |
226 | if (--table->refs[index]) { |
227 | mlx4_dbg(dev, "Have more references for index %d," | |
228 | "no need to modify mac table\n", index); | |
229 | goto out; | |
230 | } | |
1679200f | 231 | |
ffe455ad EE |
232 | table->entries[index] = 0; |
233 | mlx4_set_port_mac_table(dev, port, table->entries); | |
234 | --table->total; | |
2a2336f8 YP |
235 | out: |
236 | mutex_unlock(&table->mutex); | |
237 | } | |
ffe455ad EE |
238 | EXPORT_SYMBOL_GPL(__mlx4_unregister_mac); |
239 | ||
240 | void mlx4_unregister_mac(struct mlx4_dev *dev, u8 port, u64 mac) | |
241 | { | |
e7dbeba8 | 242 | u64 out_param = 0; |
ffe455ad EE |
243 | |
244 | if (mlx4_is_mfunc(dev)) { | |
acddd5dd JM |
245 | if (!(dev->flags & MLX4_FLAG_OLD_REG_MAC)) { |
246 | (void) mlx4_cmd_imm(dev, mac, &out_param, | |
247 | ((u32) port) << 8 | (u32) RES_MAC, | |
248 | RES_OP_RESERVE_AND_MAP, MLX4_CMD_FREE_RES, | |
249 | MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED); | |
250 | } else { | |
251 | /* use old unregister mac format */ | |
252 | set_param_l(&out_param, port); | |
253 | (void) mlx4_cmd_imm(dev, mac, &out_param, RES_MAC, | |
254 | RES_OP_RESERVE_AND_MAP, MLX4_CMD_FREE_RES, | |
255 | MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED); | |
256 | } | |
ffe455ad EE |
257 | return; |
258 | } | |
259 | __mlx4_unregister_mac(dev, port, mac); | |
260 | return; | |
261 | } | |
2a2336f8 YP |
262 | EXPORT_SYMBOL_GPL(mlx4_unregister_mac); |
263 | ||
16a10ffd | 264 | int __mlx4_replace_mac(struct mlx4_dev *dev, u8 port, int qpn, u64 new_mac) |
1679200f YP |
265 | { |
266 | struct mlx4_port_info *info = &mlx4_priv(dev)->port[port]; | |
267 | struct mlx4_mac_table *table = &info->mac_table; | |
ffe455ad EE |
268 | int index = qpn - info->base_qpn; |
269 | int err = 0; | |
1679200f | 270 | |
ffe455ad | 271 | /* CX1 doesn't support multi-functions */ |
1679200f YP |
272 | mutex_lock(&table->mutex); |
273 | ||
274 | err = validate_index(dev, table, index); | |
275 | if (err) | |
276 | goto out; | |
277 | ||
278 | table->entries[index] = cpu_to_be64(new_mac | MLX4_MAC_VALID); | |
279 | ||
280 | err = mlx4_set_port_mac_table(dev, port, table->entries); | |
281 | if (unlikely(err)) { | |
ffe455ad EE |
282 | mlx4_err(dev, "Failed adding MAC: 0x%llx\n", |
283 | (unsigned long long) new_mac); | |
1679200f YP |
284 | table->entries[index] = 0; |
285 | } | |
286 | out: | |
287 | mutex_unlock(&table->mutex); | |
288 | return err; | |
289 | } | |
16a10ffd | 290 | EXPORT_SYMBOL_GPL(__mlx4_replace_mac); |
ffe455ad | 291 | |
2a2336f8 YP |
292 | static int mlx4_set_port_vlan_table(struct mlx4_dev *dev, u8 port, |
293 | __be32 *entries) | |
294 | { | |
295 | struct mlx4_cmd_mailbox *mailbox; | |
296 | u32 in_mod; | |
297 | int err; | |
298 | ||
299 | mailbox = mlx4_alloc_cmd_mailbox(dev); | |
300 | if (IS_ERR(mailbox)) | |
301 | return PTR_ERR(mailbox); | |
302 | ||
303 | memcpy(mailbox->buf, entries, MLX4_VLAN_TABLE_SIZE); | |
304 | in_mod = MLX4_SET_PORT_VLAN_TABLE << 8 | port; | |
305 | err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT, | |
162226a1 | 306 | MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE); |
2a2336f8 YP |
307 | |
308 | mlx4_free_cmd_mailbox(dev, mailbox); | |
309 | ||
310 | return err; | |
311 | } | |
312 | ||
4c3eb3ca EC |
313 | int mlx4_find_cached_vlan(struct mlx4_dev *dev, u8 port, u16 vid, int *idx) |
314 | { | |
315 | struct mlx4_vlan_table *table = &mlx4_priv(dev)->port[port].vlan_table; | |
316 | int i; | |
317 | ||
318 | for (i = 0; i < MLX4_MAX_VLAN_NUM; ++i) { | |
319 | if (table->refs[i] && | |
320 | (vid == (MLX4_VLAN_MASK & | |
321 | be32_to_cpu(table->entries[i])))) { | |
322 | /* VLAN already registered, increase reference count */ | |
323 | *idx = i; | |
324 | return 0; | |
325 | } | |
326 | } | |
327 | ||
328 | return -ENOENT; | |
329 | } | |
330 | EXPORT_SYMBOL_GPL(mlx4_find_cached_vlan); | |
331 | ||
3f7fb021 | 332 | int __mlx4_register_vlan(struct mlx4_dev *dev, u8 port, u16 vlan, |
ffe455ad | 333 | int *index) |
2a2336f8 YP |
334 | { |
335 | struct mlx4_vlan_table *table = &mlx4_priv(dev)->port[port].vlan_table; | |
336 | int i, err = 0; | |
337 | int free = -1; | |
338 | ||
339 | mutex_lock(&table->mutex); | |
e72ebf5a YP |
340 | |
341 | if (table->total == table->max) { | |
342 | /* No free vlan entries */ | |
343 | err = -ENOSPC; | |
344 | goto out; | |
345 | } | |
346 | ||
2a2336f8 YP |
347 | for (i = MLX4_VLAN_REGULAR; i < MLX4_MAX_VLAN_NUM; i++) { |
348 | if (free < 0 && (table->refs[i] == 0)) { | |
349 | free = i; | |
350 | continue; | |
351 | } | |
352 | ||
353 | if (table->refs[i] && | |
354 | (vlan == (MLX4_VLAN_MASK & | |
355 | be32_to_cpu(table->entries[i])))) { | |
25985edc | 356 | /* Vlan already registered, increase references count */ |
2a2336f8 YP |
357 | *index = i; |
358 | ++table->refs[i]; | |
359 | goto out; | |
360 | } | |
361 | } | |
362 | ||
0926f910 EC |
363 | if (free < 0) { |
364 | err = -ENOMEM; | |
365 | goto out; | |
366 | } | |
367 | ||
ffe455ad | 368 | /* Register new VLAN */ |
2a2336f8 YP |
369 | table->refs[free] = 1; |
370 | table->entries[free] = cpu_to_be32(vlan | MLX4_VLAN_VALID); | |
371 | ||
372 | err = mlx4_set_port_vlan_table(dev, port, table->entries); | |
373 | if (unlikely(err)) { | |
374 | mlx4_warn(dev, "Failed adding vlan: %u\n", vlan); | |
375 | table->refs[free] = 0; | |
376 | table->entries[free] = 0; | |
377 | goto out; | |
378 | } | |
379 | ||
380 | *index = free; | |
381 | ++table->total; | |
382 | out: | |
383 | mutex_unlock(&table->mutex); | |
384 | return err; | |
385 | } | |
ffe455ad EE |
386 | |
387 | int mlx4_register_vlan(struct mlx4_dev *dev, u8 port, u16 vlan, int *index) | |
388 | { | |
e7dbeba8 | 389 | u64 out_param = 0; |
ffe455ad EE |
390 | int err; |
391 | ||
162226a1 JM |
392 | if (vlan > 4095) |
393 | return -EINVAL; | |
394 | ||
ffe455ad | 395 | if (mlx4_is_mfunc(dev)) { |
acddd5dd JM |
396 | err = mlx4_cmd_imm(dev, vlan, &out_param, |
397 | ((u32) port) << 8 | (u32) RES_VLAN, | |
ffe455ad EE |
398 | RES_OP_RESERVE_AND_MAP, MLX4_CMD_ALLOC_RES, |
399 | MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED); | |
400 | if (!err) | |
401 | *index = get_param_l(&out_param); | |
402 | ||
403 | return err; | |
404 | } | |
405 | return __mlx4_register_vlan(dev, port, vlan, index); | |
406 | } | |
2a2336f8 YP |
407 | EXPORT_SYMBOL_GPL(mlx4_register_vlan); |
408 | ||
3f7fb021 | 409 | void __mlx4_unregister_vlan(struct mlx4_dev *dev, u8 port, int index) |
2a2336f8 YP |
410 | { |
411 | struct mlx4_vlan_table *table = &mlx4_priv(dev)->port[port].vlan_table; | |
412 | ||
413 | if (index < MLX4_VLAN_REGULAR) { | |
414 | mlx4_warn(dev, "Trying to free special vlan index %d\n", index); | |
415 | return; | |
416 | } | |
417 | ||
418 | mutex_lock(&table->mutex); | |
419 | if (!table->refs[index]) { | |
420 | mlx4_warn(dev, "No vlan entry for index %d\n", index); | |
421 | goto out; | |
422 | } | |
423 | if (--table->refs[index]) { | |
424 | mlx4_dbg(dev, "Have more references for index %d," | |
425 | "no need to modify vlan table\n", index); | |
426 | goto out; | |
427 | } | |
428 | table->entries[index] = 0; | |
429 | mlx4_set_port_vlan_table(dev, port, table->entries); | |
430 | --table->total; | |
431 | out: | |
432 | mutex_unlock(&table->mutex); | |
433 | } | |
ffe455ad EE |
434 | |
435 | void mlx4_unregister_vlan(struct mlx4_dev *dev, u8 port, int index) | |
436 | { | |
162226a1 | 437 | u64 out_param = 0; |
ffe455ad EE |
438 | |
439 | if (mlx4_is_mfunc(dev)) { | |
acddd5dd JM |
440 | (void) mlx4_cmd_imm(dev, index, &out_param, |
441 | ((u32) port) << 8 | (u32) RES_VLAN, | |
162226a1 JM |
442 | RES_OP_RESERVE_AND_MAP, |
443 | MLX4_CMD_FREE_RES, MLX4_CMD_TIME_CLASS_A, | |
444 | MLX4_CMD_WRAPPED); | |
ffe455ad EE |
445 | return; |
446 | } | |
447 | __mlx4_unregister_vlan(dev, port, index); | |
448 | } | |
2a2336f8 | 449 | EXPORT_SYMBOL_GPL(mlx4_unregister_vlan); |
7ff93f8b | 450 | |
9a5aa622 JM |
451 | int mlx4_get_port_ib_caps(struct mlx4_dev *dev, u8 port, __be32 *caps) |
452 | { | |
453 | struct mlx4_cmd_mailbox *inmailbox, *outmailbox; | |
454 | u8 *inbuf, *outbuf; | |
455 | int err; | |
456 | ||
457 | inmailbox = mlx4_alloc_cmd_mailbox(dev); | |
458 | if (IS_ERR(inmailbox)) | |
459 | return PTR_ERR(inmailbox); | |
460 | ||
461 | outmailbox = mlx4_alloc_cmd_mailbox(dev); | |
462 | if (IS_ERR(outmailbox)) { | |
463 | mlx4_free_cmd_mailbox(dev, inmailbox); | |
464 | return PTR_ERR(outmailbox); | |
465 | } | |
466 | ||
467 | inbuf = inmailbox->buf; | |
468 | outbuf = outmailbox->buf; | |
469 | memset(inbuf, 0, 256); | |
470 | memset(outbuf, 0, 256); | |
471 | inbuf[0] = 1; | |
472 | inbuf[1] = 1; | |
473 | inbuf[2] = 1; | |
474 | inbuf[3] = 1; | |
475 | *(__be16 *) (&inbuf[16]) = cpu_to_be16(0x0015); | |
476 | *(__be32 *) (&inbuf[20]) = cpu_to_be32(port); | |
477 | ||
478 | err = mlx4_cmd_box(dev, inmailbox->dma, outmailbox->dma, port, 3, | |
f9baff50 JM |
479 | MLX4_CMD_MAD_IFC, MLX4_CMD_TIME_CLASS_C, |
480 | MLX4_CMD_NATIVE); | |
9a5aa622 JM |
481 | if (!err) |
482 | *caps = *(__be32 *) (outbuf + 84); | |
483 | mlx4_free_cmd_mailbox(dev, inmailbox); | |
484 | mlx4_free_cmd_mailbox(dev, outmailbox); | |
485 | return err; | |
486 | } | |
487 | ||
ffe455ad EE |
488 | static int mlx4_common_set_port(struct mlx4_dev *dev, int slave, u32 in_mod, |
489 | u8 op_mod, struct mlx4_cmd_mailbox *inbox) | |
490 | { | |
491 | struct mlx4_priv *priv = mlx4_priv(dev); | |
492 | struct mlx4_port_info *port_info; | |
493 | struct mlx4_mfunc_master_ctx *master = &priv->mfunc.master; | |
494 | struct mlx4_slave_state *slave_st = &master->slave_state[slave]; | |
495 | struct mlx4_set_port_rqp_calc_context *qpn_context; | |
496 | struct mlx4_set_port_general_context *gen_context; | |
497 | int reset_qkey_viols; | |
498 | int port; | |
499 | int is_eth; | |
500 | u32 in_modifier; | |
501 | u32 promisc; | |
502 | u16 mtu, prev_mtu; | |
503 | int err; | |
504 | int i; | |
505 | __be32 agg_cap_mask; | |
506 | __be32 slave_cap_mask; | |
507 | __be32 new_cap_mask; | |
508 | ||
509 | port = in_mod & 0xff; | |
510 | in_modifier = in_mod >> 8; | |
511 | is_eth = op_mod; | |
512 | port_info = &priv->port[port]; | |
513 | ||
514 | /* Slaves cannot perform SET_PORT operations except changing MTU */ | |
515 | if (is_eth) { | |
516 | if (slave != dev->caps.function && | |
517 | in_modifier != MLX4_SET_PORT_GENERAL) { | |
518 | mlx4_warn(dev, "denying SET_PORT for slave:%d\n", | |
519 | slave); | |
520 | return -EINVAL; | |
521 | } | |
522 | switch (in_modifier) { | |
523 | case MLX4_SET_PORT_RQP_CALC: | |
524 | qpn_context = inbox->buf; | |
525 | qpn_context->base_qpn = | |
526 | cpu_to_be32(port_info->base_qpn); | |
527 | qpn_context->n_mac = 0x7; | |
528 | promisc = be32_to_cpu(qpn_context->promisc) >> | |
529 | SET_PORT_PROMISC_SHIFT; | |
530 | qpn_context->promisc = cpu_to_be32( | |
531 | promisc << SET_PORT_PROMISC_SHIFT | | |
532 | port_info->base_qpn); | |
533 | promisc = be32_to_cpu(qpn_context->mcast) >> | |
534 | SET_PORT_MC_PROMISC_SHIFT; | |
535 | qpn_context->mcast = cpu_to_be32( | |
536 | promisc << SET_PORT_MC_PROMISC_SHIFT | | |
537 | port_info->base_qpn); | |
538 | break; | |
539 | case MLX4_SET_PORT_GENERAL: | |
540 | gen_context = inbox->buf; | |
541 | /* Mtu is configured as the max MTU among all the | |
542 | * the functions on the port. */ | |
543 | mtu = be16_to_cpu(gen_context->mtu); | |
c59fec20 EE |
544 | mtu = min_t(int, mtu, dev->caps.eth_mtu_cap[port] + |
545 | ETH_HLEN + VLAN_HLEN + ETH_FCS_LEN); | |
ffe455ad EE |
546 | prev_mtu = slave_st->mtu[port]; |
547 | slave_st->mtu[port] = mtu; | |
548 | if (mtu > master->max_mtu[port]) | |
549 | master->max_mtu[port] = mtu; | |
550 | if (mtu < prev_mtu && prev_mtu == | |
551 | master->max_mtu[port]) { | |
552 | slave_st->mtu[port] = mtu; | |
553 | master->max_mtu[port] = mtu; | |
554 | for (i = 0; i < dev->num_slaves; i++) { | |
555 | master->max_mtu[port] = | |
556 | max(master->max_mtu[port], | |
557 | master->slave_state[i].mtu[port]); | |
558 | } | |
559 | } | |
560 | ||
561 | gen_context->mtu = cpu_to_be16(master->max_mtu[port]); | |
562 | break; | |
563 | } | |
564 | return mlx4_cmd(dev, inbox->dma, in_mod, op_mod, | |
565 | MLX4_CMD_SET_PORT, MLX4_CMD_TIME_CLASS_B, | |
566 | MLX4_CMD_NATIVE); | |
567 | } | |
568 | ||
569 | /* For IB, we only consider: | |
570 | * - The capability mask, which is set to the aggregate of all | |
571 | * slave function capabilities | |
572 | * - The QKey violatin counter - reset according to each request. | |
573 | */ | |
574 | ||
575 | if (dev->flags & MLX4_FLAG_OLD_PORT_CMDS) { | |
576 | reset_qkey_viols = (*(u8 *) inbox->buf) & 0x40; | |
577 | new_cap_mask = ((__be32 *) inbox->buf)[2]; | |
578 | } else { | |
579 | reset_qkey_viols = ((u8 *) inbox->buf)[3] & 0x1; | |
580 | new_cap_mask = ((__be32 *) inbox->buf)[1]; | |
581 | } | |
582 | ||
efcd235d JM |
583 | /* slave may not set the IS_SM capability for the port */ |
584 | if (slave != mlx4_master_func_num(dev) && | |
585 | (be32_to_cpu(new_cap_mask) & MLX4_PORT_CAP_IS_SM)) | |
586 | return -EINVAL; | |
587 | ||
588 | /* No DEV_MGMT in multifunc mode */ | |
589 | if (mlx4_is_mfunc(dev) && | |
590 | (be32_to_cpu(new_cap_mask) & MLX4_PORT_CAP_DEV_MGMT_SUP)) | |
591 | return -EINVAL; | |
592 | ||
ffe455ad EE |
593 | agg_cap_mask = 0; |
594 | slave_cap_mask = | |
595 | priv->mfunc.master.slave_state[slave].ib_cap_mask[port]; | |
596 | priv->mfunc.master.slave_state[slave].ib_cap_mask[port] = new_cap_mask; | |
597 | for (i = 0; i < dev->num_slaves; i++) | |
598 | agg_cap_mask |= | |
599 | priv->mfunc.master.slave_state[i].ib_cap_mask[port]; | |
600 | ||
601 | /* only clear mailbox for guests. Master may be setting | |
602 | * MTU or PKEY table size | |
603 | */ | |
604 | if (slave != dev->caps.function) | |
605 | memset(inbox->buf, 0, 256); | |
606 | if (dev->flags & MLX4_FLAG_OLD_PORT_CMDS) { | |
edc4a67e | 607 | *(u8 *) inbox->buf |= !!reset_qkey_viols << 6; |
ffe455ad EE |
608 | ((__be32 *) inbox->buf)[2] = agg_cap_mask; |
609 | } else { | |
edc4a67e | 610 | ((u8 *) inbox->buf)[3] |= !!reset_qkey_viols; |
ffe455ad EE |
611 | ((__be32 *) inbox->buf)[1] = agg_cap_mask; |
612 | } | |
613 | ||
614 | err = mlx4_cmd(dev, inbox->dma, port, is_eth, MLX4_CMD_SET_PORT, | |
615 | MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE); | |
616 | if (err) | |
617 | priv->mfunc.master.slave_state[slave].ib_cap_mask[port] = | |
618 | slave_cap_mask; | |
619 | return err; | |
620 | } | |
621 | ||
622 | int mlx4_SET_PORT_wrapper(struct mlx4_dev *dev, int slave, | |
623 | struct mlx4_vhcr *vhcr, | |
624 | struct mlx4_cmd_mailbox *inbox, | |
625 | struct mlx4_cmd_mailbox *outbox, | |
626 | struct mlx4_cmd_info *cmd) | |
627 | { | |
628 | return mlx4_common_set_port(dev, slave, vhcr->in_modifier, | |
629 | vhcr->op_modifier, inbox); | |
630 | } | |
631 | ||
096335b3 OG |
632 | /* bit locations for set port command with zero op modifier */ |
633 | enum { | |
634 | MLX4_SET_PORT_VL_CAP = 4, /* bits 7:4 */ | |
635 | MLX4_SET_PORT_MTU_CAP = 12, /* bits 15:12 */ | |
6634961c | 636 | MLX4_CHANGE_PORT_PKEY_TBL_SZ = 20, |
096335b3 OG |
637 | MLX4_CHANGE_PORT_VL_CAP = 21, |
638 | MLX4_CHANGE_PORT_MTU_CAP = 22, | |
639 | }; | |
640 | ||
6634961c | 641 | int mlx4_SET_PORT(struct mlx4_dev *dev, u8 port, int pkey_tbl_sz) |
7ff93f8b YP |
642 | { |
643 | struct mlx4_cmd_mailbox *mailbox; | |
6634961c | 644 | int err, vl_cap, pkey_tbl_flag = 0; |
7ff93f8b | 645 | |
352b09ed RD |
646 | if (dev->caps.port_type[port] == MLX4_PORT_TYPE_ETH) |
647 | return 0; | |
648 | ||
7ff93f8b YP |
649 | mailbox = mlx4_alloc_cmd_mailbox(dev); |
650 | if (IS_ERR(mailbox)) | |
651 | return PTR_ERR(mailbox); | |
652 | ||
653 | memset(mailbox->buf, 0, 256); | |
793730bf YP |
654 | |
655 | ((__be32 *) mailbox->buf)[1] = dev->caps.ib_port_def_cap[port]; | |
096335b3 | 656 | |
6634961c JM |
657 | if (pkey_tbl_sz >= 0 && mlx4_is_master(dev)) { |
658 | pkey_tbl_flag = 1; | |
659 | ((__be16 *) mailbox->buf)[20] = cpu_to_be16(pkey_tbl_sz); | |
660 | } | |
661 | ||
096335b3 OG |
662 | /* IB VL CAP enum isn't used by the firmware, just numerical values */ |
663 | for (vl_cap = 8; vl_cap >= 1; vl_cap >>= 1) { | |
664 | ((__be32 *) mailbox->buf)[0] = cpu_to_be32( | |
665 | (1 << MLX4_CHANGE_PORT_MTU_CAP) | | |
666 | (1 << MLX4_CHANGE_PORT_VL_CAP) | | |
6634961c | 667 | (pkey_tbl_flag << MLX4_CHANGE_PORT_PKEY_TBL_SZ) | |
096335b3 OG |
668 | (dev->caps.port_ib_mtu[port] << MLX4_SET_PORT_MTU_CAP) | |
669 | (vl_cap << MLX4_SET_PORT_VL_CAP)); | |
670 | err = mlx4_cmd(dev, mailbox->dma, port, 0, MLX4_CMD_SET_PORT, | |
671 | MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED); | |
672 | if (err != -ENOMEM) | |
673 | break; | |
674 | } | |
7ff93f8b YP |
675 | |
676 | mlx4_free_cmd_mailbox(dev, mailbox); | |
677 | return err; | |
678 | } | |
ffe455ad | 679 | |
cb9ffb76 | 680 | int mlx4_SET_PORT_general(struct mlx4_dev *dev, u8 port, int mtu, |
ffe455ad EE |
681 | u8 pptx, u8 pfctx, u8 pprx, u8 pfcrx) |
682 | { | |
683 | struct mlx4_cmd_mailbox *mailbox; | |
684 | struct mlx4_set_port_general_context *context; | |
685 | int err; | |
686 | u32 in_mod; | |
687 | ||
688 | mailbox = mlx4_alloc_cmd_mailbox(dev); | |
689 | if (IS_ERR(mailbox)) | |
690 | return PTR_ERR(mailbox); | |
691 | context = mailbox->buf; | |
692 | memset(context, 0, sizeof *context); | |
693 | ||
694 | context->flags = SET_PORT_GEN_ALL_VALID; | |
695 | context->mtu = cpu_to_be16(mtu); | |
696 | context->pptx = (pptx * (!pfctx)) << 7; | |
697 | context->pfctx = pfctx; | |
698 | context->pprx = (pprx * (!pfcrx)) << 7; | |
699 | context->pfcrx = pfcrx; | |
700 | ||
701 | in_mod = MLX4_SET_PORT_GENERAL << 8 | port; | |
702 | err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT, | |
703 | MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED); | |
704 | ||
705 | mlx4_free_cmd_mailbox(dev, mailbox); | |
706 | return err; | |
707 | } | |
708 | EXPORT_SYMBOL(mlx4_SET_PORT_general); | |
709 | ||
cb9ffb76 | 710 | int mlx4_SET_PORT_qpn_calc(struct mlx4_dev *dev, u8 port, u32 base_qpn, |
ffe455ad EE |
711 | u8 promisc) |
712 | { | |
713 | struct mlx4_cmd_mailbox *mailbox; | |
714 | struct mlx4_set_port_rqp_calc_context *context; | |
715 | int err; | |
716 | u32 in_mod; | |
717 | u32 m_promisc = (dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_MC_STEER) ? | |
718 | MCAST_DIRECT : MCAST_DEFAULT; | |
719 | ||
c96d97f4 | 720 | if (dev->caps.steering_mode != MLX4_STEERING_MODE_A0) |
ffe455ad EE |
721 | return 0; |
722 | ||
723 | mailbox = mlx4_alloc_cmd_mailbox(dev); | |
724 | if (IS_ERR(mailbox)) | |
725 | return PTR_ERR(mailbox); | |
726 | context = mailbox->buf; | |
727 | memset(context, 0, sizeof *context); | |
728 | ||
729 | context->base_qpn = cpu_to_be32(base_qpn); | |
730 | context->n_mac = dev->caps.log_num_macs; | |
731 | context->promisc = cpu_to_be32(promisc << SET_PORT_PROMISC_SHIFT | | |
732 | base_qpn); | |
733 | context->mcast = cpu_to_be32(m_promisc << SET_PORT_MC_PROMISC_SHIFT | | |
734 | base_qpn); | |
735 | context->intra_no_vlan = 0; | |
736 | context->no_vlan = MLX4_NO_VLAN_IDX; | |
737 | context->intra_vlan_miss = 0; | |
738 | context->vlan_miss = MLX4_VLAN_MISS_IDX; | |
739 | ||
740 | in_mod = MLX4_SET_PORT_RQP_CALC << 8 | port; | |
741 | err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT, | |
742 | MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED); | |
743 | ||
744 | mlx4_free_cmd_mailbox(dev, mailbox); | |
745 | return err; | |
746 | } | |
747 | EXPORT_SYMBOL(mlx4_SET_PORT_qpn_calc); | |
748 | ||
e5395e92 AV |
749 | int mlx4_SET_PORT_PRIO2TC(struct mlx4_dev *dev, u8 port, u8 *prio2tc) |
750 | { | |
751 | struct mlx4_cmd_mailbox *mailbox; | |
752 | struct mlx4_set_port_prio2tc_context *context; | |
753 | int err; | |
754 | u32 in_mod; | |
755 | int i; | |
756 | ||
757 | mailbox = mlx4_alloc_cmd_mailbox(dev); | |
758 | if (IS_ERR(mailbox)) | |
759 | return PTR_ERR(mailbox); | |
760 | context = mailbox->buf; | |
761 | memset(context, 0, sizeof *context); | |
762 | ||
763 | for (i = 0; i < MLX4_NUM_UP; i += 2) | |
764 | context->prio2tc[i >> 1] = prio2tc[i] << 4 | prio2tc[i + 1]; | |
765 | ||
766 | in_mod = MLX4_SET_PORT_PRIO2TC << 8 | port; | |
767 | err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT, | |
768 | MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE); | |
769 | ||
770 | mlx4_free_cmd_mailbox(dev, mailbox); | |
771 | return err; | |
772 | } | |
773 | EXPORT_SYMBOL(mlx4_SET_PORT_PRIO2TC); | |
774 | ||
775 | int mlx4_SET_PORT_SCHEDULER(struct mlx4_dev *dev, u8 port, u8 *tc_tx_bw, | |
776 | u8 *pg, u16 *ratelimit) | |
777 | { | |
778 | struct mlx4_cmd_mailbox *mailbox; | |
779 | struct mlx4_set_port_scheduler_context *context; | |
780 | int err; | |
781 | u32 in_mod; | |
782 | int i; | |
783 | ||
784 | mailbox = mlx4_alloc_cmd_mailbox(dev); | |
785 | if (IS_ERR(mailbox)) | |
786 | return PTR_ERR(mailbox); | |
787 | context = mailbox->buf; | |
788 | memset(context, 0, sizeof *context); | |
789 | ||
790 | for (i = 0; i < MLX4_NUM_TC; i++) { | |
791 | struct mlx4_port_scheduler_tc_cfg_be *tc = &context->tc[i]; | |
792 | u16 r = ratelimit && ratelimit[i] ? ratelimit[i] : | |
793 | MLX4_RATELIMIT_DEFAULT; | |
794 | ||
795 | tc->pg = htons(pg[i]); | |
796 | tc->bw_precentage = htons(tc_tx_bw[i]); | |
797 | ||
798 | tc->max_bw_units = htons(MLX4_RATELIMIT_UNITS); | |
799 | tc->max_bw_value = htons(r); | |
800 | } | |
801 | ||
802 | in_mod = MLX4_SET_PORT_SCHEDULER << 8 | port; | |
803 | err = mlx4_cmd(dev, mailbox->dma, in_mod, 1, MLX4_CMD_SET_PORT, | |
804 | MLX4_CMD_TIME_CLASS_B, MLX4_CMD_NATIVE); | |
805 | ||
806 | mlx4_free_cmd_mailbox(dev, mailbox); | |
807 | return err; | |
808 | } | |
809 | EXPORT_SYMBOL(mlx4_SET_PORT_SCHEDULER); | |
810 | ||
ffe455ad EE |
811 | int mlx4_SET_MCAST_FLTR_wrapper(struct mlx4_dev *dev, int slave, |
812 | struct mlx4_vhcr *vhcr, | |
813 | struct mlx4_cmd_mailbox *inbox, | |
814 | struct mlx4_cmd_mailbox *outbox, | |
815 | struct mlx4_cmd_info *cmd) | |
816 | { | |
817 | int err = 0; | |
818 | ||
819 | return err; | |
820 | } | |
821 | ||
822 | int mlx4_SET_MCAST_FLTR(struct mlx4_dev *dev, u8 port, | |
823 | u64 mac, u64 clear, u8 mode) | |
824 | { | |
825 | return mlx4_cmd(dev, (mac | (clear << 63)), port, mode, | |
826 | MLX4_CMD_SET_MCAST_FLTR, MLX4_CMD_TIME_CLASS_B, | |
827 | MLX4_CMD_WRAPPED); | |
828 | } | |
829 | EXPORT_SYMBOL(mlx4_SET_MCAST_FLTR); | |
830 | ||
831 | int mlx4_SET_VLAN_FLTR_wrapper(struct mlx4_dev *dev, int slave, | |
832 | struct mlx4_vhcr *vhcr, | |
833 | struct mlx4_cmd_mailbox *inbox, | |
834 | struct mlx4_cmd_mailbox *outbox, | |
835 | struct mlx4_cmd_info *cmd) | |
836 | { | |
837 | int err = 0; | |
838 | ||
839 | return err; | |
840 | } | |
841 | ||
842 | int mlx4_common_dump_eth_stats(struct mlx4_dev *dev, int slave, | |
843 | u32 in_mod, struct mlx4_cmd_mailbox *outbox) | |
844 | { | |
845 | return mlx4_cmd_box(dev, 0, outbox->dma, in_mod, 0, | |
846 | MLX4_CMD_DUMP_ETH_STATS, MLX4_CMD_TIME_CLASS_B, | |
847 | MLX4_CMD_NATIVE); | |
848 | } | |
849 | ||
850 | int mlx4_DUMP_ETH_STATS_wrapper(struct mlx4_dev *dev, int slave, | |
851 | struct mlx4_vhcr *vhcr, | |
852 | struct mlx4_cmd_mailbox *inbox, | |
853 | struct mlx4_cmd_mailbox *outbox, | |
854 | struct mlx4_cmd_info *cmd) | |
855 | { | |
35fb9afb EE |
856 | if (slave != dev->caps.function) |
857 | return 0; | |
ffe455ad EE |
858 | return mlx4_common_dump_eth_stats(dev, slave, |
859 | vhcr->in_modifier, outbox); | |
860 | } | |
93ece0c1 EE |
861 | |
862 | void mlx4_set_stats_bitmap(struct mlx4_dev *dev, u64 *stats_bitmap) | |
863 | { | |
864 | if (!mlx4_is_mfunc(dev)) { | |
865 | *stats_bitmap = 0; | |
866 | return; | |
867 | } | |
868 | ||
869 | *stats_bitmap = (MLX4_STATS_TRAFFIC_COUNTERS_MASK | | |
870 | MLX4_STATS_TRAFFIC_DROPS_MASK | | |
871 | MLX4_STATS_PORT_COUNTERS_MASK); | |
872 | ||
873 | if (mlx4_is_master(dev)) | |
874 | *stats_bitmap |= MLX4_STATS_ERROR_COUNTERS_MASK; | |
875 | } | |
876 | EXPORT_SYMBOL(mlx4_set_stats_bitmap); |