Commit | Line | Data |
---|---|---|
c27a02cd YP |
1 | /* |
2 | * Copyright (c) 2007 Mellanox Technologies. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | * | |
32 | */ | |
33 | ||
34 | #ifndef _MLX4_EN_H_ | |
35 | #define _MLX4_EN_H_ | |
36 | ||
f1b553fb | 37 | #include <linux/bitops.h> |
c27a02cd YP |
38 | #include <linux/compiler.h> |
39 | #include <linux/list.h> | |
40 | #include <linux/mutex.h> | |
41 | #include <linux/netdevice.h> | |
f1b553fb | 42 | #include <linux/if_vlan.h> |
ec693d47 | 43 | #include <linux/net_tstamp.h> |
564c274c AV |
44 | #ifdef CONFIG_MLX4_EN_DCB |
45 | #include <linux/dcbnl.h> | |
46 | #endif | |
1eb8c695 | 47 | #include <linux/cpu_rmap.h> |
ad7d4eae | 48 | #include <linux/ptp_clock_kernel.h> |
c27a02cd YP |
49 | |
50 | #include <linux/mlx4/device.h> | |
51 | #include <linux/mlx4/qp.h> | |
52 | #include <linux/mlx4/cq.h> | |
53 | #include <linux/mlx4/srq.h> | |
54 | #include <linux/mlx4/doorbell.h> | |
e7c1c2c4 | 55 | #include <linux/mlx4/cmd.h> |
c27a02cd YP |
56 | |
57 | #include "en_port.h" | |
b4b6e842 | 58 | #include "mlx4_stats.h" |
c27a02cd YP |
59 | |
60 | #define DRV_NAME "mlx4_en" | |
169a1d85 AV |
61 | #define DRV_VERSION "2.2-1" |
62 | #define DRV_RELDATE "Feb 2014" | |
c27a02cd | 63 | |
c27a02cd YP |
64 | #define MLX4_EN_MSG_LEVEL (NETIF_MSG_LINK | NETIF_MSG_IFDOWN) |
65 | ||
c27a02cd YP |
66 | /* |
67 | * Device constants | |
68 | */ | |
69 | ||
70 | ||
71 | #define MLX4_EN_PAGE_SHIFT 12 | |
72 | #define MLX4_EN_PAGE_SIZE (1 << MLX4_EN_PAGE_SHIFT) | |
d317966b AV |
73 | #define DEF_RX_RINGS 16 |
74 | #define MAX_RX_RINGS 128 | |
1fb9876e | 75 | #define MIN_RX_RINGS 4 |
c27a02cd YP |
76 | #define TXBB_SIZE 64 |
77 | #define HEADROOM (2048 / TXBB_SIZE + 1) | |
c27a02cd YP |
78 | #define STAMP_STRIDE 64 |
79 | #define STAMP_DWORDS (STAMP_STRIDE / 4) | |
80 | #define STAMP_SHIFT 31 | |
81 | #define STAMP_VAL 0x7fffffff | |
82 | #define STATS_DELAY (HZ / 4) | |
b6c39bfc | 83 | #define SERVICE_TASK_DELAY (HZ / 4) |
82067281 | 84 | #define MAX_NUM_OF_FS_RULES 256 |
c27a02cd | 85 | |
1eb8c695 AV |
86 | #define MLX4_EN_FILTER_HASH_SHIFT 4 |
87 | #define MLX4_EN_FILTER_EXPIRY_QUOTA 60 | |
88 | ||
c27a02cd YP |
89 | /* Typical TSO descriptor with 16 gather entries is 352 bytes... */ |
90 | #define MAX_DESC_SIZE 512 | |
91 | #define MAX_DESC_TXBBS (MAX_DESC_SIZE / TXBB_SIZE) | |
92 | ||
93 | /* | |
94 | * OS related constants and tunables | |
95 | */ | |
96 | ||
0fef9d03 | 97 | #define MLX4_EN_PRIV_FLAGS_BLUEFLAME 1 |
e38af4fa | 98 | #define MLX4_EN_PRIV_FLAGS_PHV 2 |
0fef9d03 | 99 | |
c27a02cd YP |
100 | #define MLX4_EN_WATCHDOG_TIMEOUT (15 * HZ) |
101 | ||
117980c4 TLSC |
102 | /* Use the maximum between 16384 and a single page */ |
103 | #define MLX4_EN_ALLOC_SIZE PAGE_ALIGN(16384) | |
51151a16 ED |
104 | |
105 | #define MLX4_EN_ALLOC_PREFER_ORDER PAGE_ALLOC_COSTLY_ORDER | |
c27a02cd | 106 | |
e6309cff | 107 | /* Receive fragment sizes; we use at most 3 fragments (for 9600 byte MTU |
c27a02cd YP |
108 | * and 4K allocations) */ |
109 | enum { | |
e6309cff ED |
110 | FRAG_SZ0 = 1536 - NET_IP_ALIGN, |
111 | FRAG_SZ1 = 4096, | |
c27a02cd YP |
112 | FRAG_SZ2 = 4096, |
113 | FRAG_SZ3 = MLX4_EN_ALLOC_SIZE | |
114 | }; | |
115 | #define MLX4_EN_MAX_RX_FRAGS 4 | |
116 | ||
bd531e36 YP |
117 | /* Maximum ring sizes */ |
118 | #define MLX4_EN_MAX_TX_SIZE 8192 | |
119 | #define MLX4_EN_MAX_RX_SIZE 8192 | |
120 | ||
4cce66cd | 121 | /* Minimum ring size for our page-allocation scheme to work */ |
c27a02cd YP |
122 | #define MLX4_EN_MIN_RX_SIZE (MLX4_EN_ALLOC_SIZE / SMP_CACHE_BYTES) |
123 | #define MLX4_EN_MIN_TX_SIZE (4096 / TXBB_SIZE) | |
124 | ||
f813cad8 | 125 | #define MLX4_EN_SMALL_PKT_SIZE 64 |
ea1c1af1 | 126 | #define MLX4_EN_MIN_TX_RING_P_UP 1 |
bc6a4744 | 127 | #define MLX4_EN_MAX_TX_RING_P_UP 32 |
564c274c | 128 | #define MLX4_EN_NUM_UP 8 |
f813cad8 | 129 | #define MLX4_EN_DEF_TX_RING_SIZE 512 |
c27a02cd | 130 | #define MLX4_EN_DEF_RX_RING_SIZE 1024 |
d317966b AV |
131 | #define MAX_TX_RINGS (MLX4_EN_MAX_TX_RING_P_UP * \ |
132 | MLX4_EN_NUM_UP) | |
c27a02cd | 133 | |
fbc6daf1 AV |
134 | #define MLX4_EN_DEFAULT_TX_WORK 256 |
135 | ||
3db36fb2 YP |
136 | /* Target number of packets to coalesce with interrupt moderation */ |
137 | #define MLX4_EN_RX_COAL_TARGET 44 | |
c27a02cd YP |
138 | #define MLX4_EN_RX_COAL_TIME 0x10 |
139 | ||
e22979d9 | 140 | #define MLX4_EN_TX_COAL_PKTS 16 |
ecfd2ce1 | 141 | #define MLX4_EN_TX_COAL_TIME 0x10 |
c27a02cd YP |
142 | |
143 | #define MLX4_EN_RX_RATE_LOW 400000 | |
144 | #define MLX4_EN_RX_COAL_TIME_LOW 0 | |
145 | #define MLX4_EN_RX_RATE_HIGH 450000 | |
146 | #define MLX4_EN_RX_COAL_TIME_HIGH 128 | |
147 | #define MLX4_EN_RX_SIZE_THRESH 1024 | |
148 | #define MLX4_EN_RX_RATE_THRESH (1000000 / MLX4_EN_RX_COAL_TIME_HIGH) | |
149 | #define MLX4_EN_SAMPLE_INTERVAL 0 | |
46afd0fb | 150 | #define MLX4_EN_AVG_PKT_SMALL 256 |
c27a02cd YP |
151 | |
152 | #define MLX4_EN_AUTO_CONF 0xffff | |
153 | ||
154 | #define MLX4_EN_DEF_RX_PAUSE 1 | |
155 | #define MLX4_EN_DEF_TX_PAUSE 1 | |
156 | ||
af901ca1 | 157 | /* Interval between successive polls in the Tx routine when polling is used |
c27a02cd YP |
158 | instead of interrupts (in per-core Tx rings) - should be power of 2 */ |
159 | #define MLX4_EN_TX_POLL_MODER 16 | |
160 | #define MLX4_EN_TX_POLL_TIMEOUT (HZ / 4) | |
161 | ||
c27a02cd YP |
162 | #define SMALL_PACKET_SIZE (256 - NET_IP_ALIGN) |
163 | #define HEADER_COPY_SIZE (128 - NET_IP_ALIGN) | |
e7c1c2c4 | 164 | #define MLX4_LOOPBACK_TEST_PAYLOAD (HEADER_COPY_SIZE - ETH_HLEN) |
c27a02cd YP |
165 | |
166 | #define MLX4_EN_MIN_MTU 46 | |
167 | #define ETH_BCAST 0xffffffffffffULL | |
168 | ||
e7c1c2c4 YP |
169 | #define MLX4_EN_LOOPBACK_RETRIES 5 |
170 | #define MLX4_EN_LOOPBACK_TIMEOUT 100 | |
171 | ||
c27a02cd YP |
172 | #ifdef MLX4_EN_PERF_STAT |
173 | /* Number of samples to 'average' */ | |
174 | #define AVG_SIZE 128 | |
175 | #define AVG_FACTOR 1024 | |
c27a02cd YP |
176 | |
177 | #define INC_PERF_COUNTER(cnt) (++(cnt)) | |
178 | #define ADD_PERF_COUNTER(cnt, add) ((cnt) += (add)) | |
179 | #define AVG_PERF_COUNTER(cnt, sample) \ | |
180 | ((cnt) = ((cnt) * (AVG_SIZE - 1) + (sample) * AVG_FACTOR) / AVG_SIZE) | |
181 | #define GET_PERF_COUNTER(cnt) (cnt) | |
182 | #define GET_AVG_PERF_COUNTER(cnt) ((cnt) / AVG_FACTOR) | |
183 | ||
184 | #else | |
185 | ||
c27a02cd YP |
186 | #define INC_PERF_COUNTER(cnt) do {} while (0) |
187 | #define ADD_PERF_COUNTER(cnt, add) do {} while (0) | |
188 | #define AVG_PERF_COUNTER(cnt, sample) do {} while (0) | |
189 | #define GET_PERF_COUNTER(cnt) (0) | |
190 | #define GET_AVG_PERF_COUNTER(cnt) (0) | |
191 | #endif /* MLX4_EN_PERF_STAT */ | |
192 | ||
b97b33a3 EE |
193 | /* Constants for TX flow */ |
194 | enum { | |
195 | MAX_INLINE = 104, /* 128 - 16 - 4 - 4 */ | |
196 | MAX_BF = 256, | |
197 | MIN_PKT_LEN = 17, | |
198 | }; | |
199 | ||
c27a02cd YP |
200 | /* |
201 | * Configurables | |
202 | */ | |
203 | ||
204 | enum cq_type { | |
205 | RX = 0, | |
206 | TX = 1, | |
207 | }; | |
208 | ||
209 | ||
210 | /* | |
211 | * Useful macros | |
212 | */ | |
213 | #define ROUNDUP_LOG2(x) ilog2(roundup_pow_of_two(x)) | |
214 | #define XNOR(x, y) (!(x) == !(y)) | |
c27a02cd YP |
215 | |
216 | ||
217 | struct mlx4_en_tx_info { | |
218 | struct sk_buff *skb; | |
3d03641c ED |
219 | dma_addr_t map0_dma; |
220 | u32 map0_byte_count; | |
98b16349 ED |
221 | u32 nr_txbb; |
222 | u32 nr_bytes; | |
223 | u8 linear; | |
224 | u8 data_offset; | |
225 | u8 inl; | |
226 | u8 ts_requested; | |
3d03641c | 227 | u8 nr_maps; |
98b16349 | 228 | } ____cacheline_aligned_in_smp; |
c27a02cd YP |
229 | |
230 | ||
231 | #define MLX4_EN_BIT_DESC_OWN 0x80000000 | |
232 | #define CTRL_SIZE sizeof(struct mlx4_wqe_ctrl_seg) | |
233 | #define MLX4_EN_MEMTYPE_PAD 0x100 | |
234 | #define DS_SIZE sizeof(struct mlx4_wqe_data_seg) | |
235 | ||
236 | ||
237 | struct mlx4_en_tx_desc { | |
238 | struct mlx4_wqe_ctrl_seg ctrl; | |
239 | union { | |
240 | struct mlx4_wqe_data_seg data; /* at least one data segment */ | |
241 | struct mlx4_wqe_lso_seg lso; | |
242 | struct mlx4_wqe_inline_seg inl; | |
243 | }; | |
244 | }; | |
245 | ||
246 | #define MLX4_EN_USE_SRQ 0x01000000 | |
247 | ||
725c8999 YP |
248 | #define MLX4_EN_CX3_LOW_ID 0x1000 |
249 | #define MLX4_EN_CX3_HIGH_ID 0x1005 | |
250 | ||
c27a02cd | 251 | struct mlx4_en_rx_alloc { |
51151a16 ED |
252 | struct page *page; |
253 | dma_addr_t dma; | |
70fbe079 AV |
254 | u32 page_offset; |
255 | u32 page_size; | |
c27a02cd YP |
256 | }; |
257 | ||
258 | struct mlx4_en_tx_ring { | |
98b16349 ED |
259 | /* cache line used and dirtied in tx completion |
260 | * (mlx4_en_free_tx_buf()) | |
261 | */ | |
262 | u32 last_nr_txbb; | |
263 | u32 cons; | |
264 | unsigned long wake_queue; | |
265 | ||
266 | /* cache line used and dirtied in mlx4_en_xmit() */ | |
267 | u32 prod ____cacheline_aligned_in_smp; | |
268 | unsigned long bytes; | |
269 | unsigned long packets; | |
270 | unsigned long tx_csum; | |
271 | unsigned long tso_packets; | |
272 | unsigned long xmit_more; | |
273 | struct mlx4_bf bf; | |
274 | unsigned long queue_stopped; | |
275 | ||
276 | /* Following part should be mostly read */ | |
277 | cpumask_t affinity_mask; | |
278 | struct mlx4_qp qp; | |
c27a02cd | 279 | struct mlx4_hwq_resources wqres; |
98b16349 ED |
280 | u32 size; /* number of TXBBs */ |
281 | u32 size_mask; | |
282 | u16 stride; | |
488a9b48 | 283 | u32 full_size; |
98b16349 ED |
284 | u16 cqn; /* index of port CQ associated with this ring */ |
285 | u32 buf_size; | |
6a4e8121 ED |
286 | __be32 doorbell_qpn; |
287 | __be32 mr_key; | |
98b16349 ED |
288 | void *buf; |
289 | struct mlx4_en_tx_info *tx_info; | |
290 | u8 *bounce_buf; | |
291 | struct mlx4_qp_context context; | |
292 | int qpn; | |
293 | enum mlx4_qp_state qp_state; | |
294 | u8 queue_index; | |
295 | bool bf_enabled; | |
296 | bool bf_alloced; | |
297 | struct netdev_queue *tx_queue; | |
298 | int hwtstamp_tx_type; | |
98b16349 | 299 | } ____cacheline_aligned_in_smp; |
c27a02cd YP |
300 | |
301 | struct mlx4_en_rx_desc { | |
c27a02cd YP |
302 | /* actual number of entries depends on rx ring stride */ |
303 | struct mlx4_wqe_data_seg data[0]; | |
304 | }; | |
305 | ||
306 | struct mlx4_en_rx_ring { | |
c27a02cd YP |
307 | struct mlx4_hwq_resources wqres; |
308 | struct mlx4_en_rx_alloc page_alloc[MLX4_EN_MAX_RX_FRAGS]; | |
c27a02cd YP |
309 | u32 size ; /* number of Rx descs*/ |
310 | u32 actual_size; | |
311 | u32 size_mask; | |
312 | u16 stride; | |
313 | u16 log_stride; | |
314 | u16 cqn; /* index of port CQ associated with this ring */ | |
315 | u32 prod; | |
316 | u32 cons; | |
317 | u32 buf_size; | |
4a5f4dd8 | 318 | u8 fcs_del; |
c27a02cd YP |
319 | void *buf; |
320 | void *rx_info; | |
321 | unsigned long bytes; | |
322 | unsigned long packets; | |
ad04378c YP |
323 | unsigned long csum_ok; |
324 | unsigned long csum_none; | |
f8c6455b | 325 | unsigned long csum_complete; |
d21ed3a3 | 326 | unsigned long dropped; |
ec693d47 | 327 | int hwtstamp_rx_filter; |
9e311e77 | 328 | cpumask_var_t affinity_mask; |
c27a02cd YP |
329 | }; |
330 | ||
c27a02cd YP |
331 | struct mlx4_en_cq { |
332 | struct mlx4_cq mcq; | |
333 | struct mlx4_hwq_resources wqres; | |
334 | int ring; | |
c27a02cd YP |
335 | struct net_device *dev; |
336 | struct napi_struct napi; | |
c27a02cd YP |
337 | int size; |
338 | int buf_size; | |
c66fa19c | 339 | int vector; |
c27a02cd YP |
340 | enum cq_type is_tx; |
341 | u16 moder_time; | |
342 | u16 moder_cnt; | |
c27a02cd YP |
343 | struct mlx4_cqe *buf; |
344 | #define MLX4_EN_OPCODE_ERROR 0x1e | |
9e77a2b8 | 345 | |
35f6f453 | 346 | struct irq_desc *irq_desc; |
c27a02cd YP |
347 | }; |
348 | ||
349 | struct mlx4_en_port_profile { | |
350 | u32 flags; | |
351 | u32 tx_ring_num; | |
352 | u32 rx_ring_num; | |
353 | u32 tx_ring_size; | |
354 | u32 rx_ring_size; | |
d53b93f2 YP |
355 | u8 rx_pause; |
356 | u8 rx_ppp; | |
357 | u8 tx_pause; | |
358 | u8 tx_ppp; | |
93d3e367 | 359 | int rss_rings; |
b97b33a3 | 360 | int inline_thold; |
c27a02cd YP |
361 | }; |
362 | ||
363 | struct mlx4_en_profile { | |
0533943c | 364 | int udp_rss; |
c27a02cd YP |
365 | u8 rss_mask; |
366 | u32 active_ports; | |
367 | u32 small_pkt_int; | |
c27a02cd | 368 | u8 no_reset; |
bc6a4744 | 369 | u8 num_tx_rings_p_up; |
c27a02cd YP |
370 | struct mlx4_en_port_profile prof[MLX4_MAX_PORTS + 1]; |
371 | }; | |
372 | ||
373 | struct mlx4_en_dev { | |
374 | struct mlx4_dev *dev; | |
375 | struct pci_dev *pdev; | |
376 | struct mutex state_lock; | |
377 | struct net_device *pndev[MLX4_MAX_PORTS + 1]; | |
5da03547 | 378 | struct net_device *upper[MLX4_MAX_PORTS + 1]; |
c27a02cd YP |
379 | u32 port_cnt; |
380 | bool device_up; | |
381 | struct mlx4_en_profile profile; | |
382 | u32 LSO_support; | |
383 | struct workqueue_struct *workqueue; | |
384 | struct device *dma_device; | |
385 | void __iomem *uar_map; | |
386 | struct mlx4_uar priv_uar; | |
387 | struct mlx4_mr mr; | |
388 | u32 priv_pdn; | |
389 | spinlock_t uar_lock; | |
d7e1a487 | 390 | u8 mac_removed[MLX4_MAX_PORTS + 1]; |
ad7d4eae SB |
391 | rwlock_t clock_lock; |
392 | u32 nominal_c_mult; | |
ec693d47 AV |
393 | struct cyclecounter cycles; |
394 | struct timecounter clock; | |
395 | unsigned long last_overflow_check; | |
b6c39bfc | 396 | unsigned long overflow_period; |
ad7d4eae SB |
397 | struct ptp_clock *ptp_clock; |
398 | struct ptp_clock_info ptp_clock_info; | |
5da03547 | 399 | struct notifier_block nb; |
c27a02cd YP |
400 | }; |
401 | ||
402 | ||
403 | struct mlx4_en_rss_map { | |
c27a02cd | 404 | int base_qpn; |
b6b912e0 YP |
405 | struct mlx4_qp qps[MAX_RX_RINGS]; |
406 | enum mlx4_qp_state state[MAX_RX_RINGS]; | |
c27a02cd YP |
407 | struct mlx4_qp indir_qp; |
408 | enum mlx4_qp_state indir_state; | |
409 | }; | |
410 | ||
2c762679 SM |
411 | enum mlx4_en_port_flag { |
412 | MLX4_EN_PORT_ANC = 1<<0, /* Auto-negotiation complete */ | |
413 | MLX4_EN_PORT_ANE = 1<<1, /* Auto-negotiation enabled */ | |
414 | }; | |
415 | ||
e7c1c2c4 YP |
416 | struct mlx4_en_port_state { |
417 | int link_state; | |
418 | int link_speed; | |
2c762679 SM |
419 | int transceiver; |
420 | u32 flags; | |
e7c1c2c4 YP |
421 | }; |
422 | ||
6d199937 YP |
423 | enum mlx4_en_mclist_act { |
424 | MCLIST_NONE, | |
425 | MCLIST_REM, | |
426 | MCLIST_ADD, | |
427 | }; | |
428 | ||
429 | struct mlx4_en_mc_list { | |
430 | struct list_head list; | |
431 | enum mlx4_en_mclist_act action; | |
432 | u8 addr[ETH_ALEN]; | |
0ff1fb65 | 433 | u64 reg_id; |
837052d0 | 434 | u64 tunnel_reg_id; |
6d199937 YP |
435 | }; |
436 | ||
c27a02cd YP |
437 | struct mlx4_en_frag_info { |
438 | u16 frag_size; | |
439 | u16 frag_prefix_size; | |
440 | u16 frag_stride; | |
c27a02cd YP |
441 | }; |
442 | ||
564c274c AV |
443 | #ifdef CONFIG_MLX4_EN_DCB |
444 | /* Minimal TC BW - setting to 0 will block traffic */ | |
445 | #define MLX4_EN_BW_MIN 1 | |
446 | #define MLX4_EN_BW_MAX 100 /* Utilize 100% of the line */ | |
447 | ||
448 | #define MLX4_EN_TC_ETS 7 | |
449 | ||
450 | #endif | |
451 | ||
82067281 | 452 | struct ethtool_flow_id { |
0d256c0e | 453 | struct list_head list; |
82067281 HHZ |
454 | struct ethtool_rx_flow_spec flow_spec; |
455 | u64 id; | |
456 | }; | |
457 | ||
79aeaccd YB |
458 | enum { |
459 | MLX4_EN_FLAG_PROMISC = (1 << 0), | |
460 | MLX4_EN_FLAG_MC_PROMISC = (1 << 1), | |
461 | /* whether we need to enable hardware loopback by putting dmac | |
462 | * in Tx WQE | |
463 | */ | |
464 | MLX4_EN_FLAG_ENABLE_HW_LOOPBACK = (1 << 2), | |
465 | /* whether we need to drop packets that hardware loopback-ed */ | |
cc5387f7 | 466 | MLX4_EN_FLAG_RX_FILTER_NEEDED = (1 << 3), |
f8c6455b SM |
467 | MLX4_EN_FLAG_FORCE_PROMISC = (1 << 4), |
468 | MLX4_EN_FLAG_RX_CSUM_NON_TCP_UDP = (1 << 5), | |
79aeaccd YB |
469 | }; |
470 | ||
51af33cf | 471 | #define PORT_BEACON_MAX_LIMIT (65535) |
c07cb4b0 YB |
472 | #define MLX4_EN_MAC_HASH_SIZE (1 << BITS_PER_BYTE) |
473 | #define MLX4_EN_MAC_HASH_IDX 5 | |
474 | ||
3da8a36c EBE |
475 | struct mlx4_en_stats_bitmap { |
476 | DECLARE_BITMAP(bitmap, NUM_ALL_STATS); | |
477 | struct mutex mutex; /* for mutual access to stats bitmap */ | |
478 | }; | |
479 | ||
c27a02cd YP |
480 | struct mlx4_en_priv { |
481 | struct mlx4_en_dev *mdev; | |
482 | struct mlx4_en_port_profile *prof; | |
483 | struct net_device *dev; | |
f1b553fb | 484 | unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)]; |
c27a02cd YP |
485 | struct net_device_stats stats; |
486 | struct net_device_stats ret_stats; | |
e7c1c2c4 | 487 | struct mlx4_en_port_state port_state; |
c27a02cd | 488 | spinlock_t stats_lock; |
82067281 | 489 | struct ethtool_flow_id ethtool_rules[MAX_NUM_OF_FS_RULES]; |
0d256c0e HHZ |
490 | /* To allow rules removal while port is going down */ |
491 | struct list_head ethtool_list; | |
c27a02cd | 492 | |
6b4d8d9f | 493 | unsigned long last_moder_packets[MAX_RX_RINGS]; |
c27a02cd | 494 | unsigned long last_moder_tx_packets; |
6b4d8d9f | 495 | unsigned long last_moder_bytes[MAX_RX_RINGS]; |
c27a02cd | 496 | unsigned long last_moder_jiffies; |
6b4d8d9f | 497 | int last_moder_time[MAX_RX_RINGS]; |
c27a02cd YP |
498 | u16 rx_usecs; |
499 | u16 rx_frames; | |
500 | u16 tx_usecs; | |
501 | u16 tx_frames; | |
502 | u32 pkt_rate_low; | |
503 | u16 rx_usecs_low; | |
504 | u32 pkt_rate_high; | |
505 | u16 rx_usecs_high; | |
506 | u16 sample_interval; | |
507 | u16 adaptive_rx_coal; | |
508 | u32 msg_enable; | |
e7c1c2c4 YP |
509 | u32 loopback_ok; |
510 | u32 validate_loopback; | |
c27a02cd YP |
511 | |
512 | struct mlx4_hwq_resources res; | |
513 | int link_state; | |
514 | int last_link_state; | |
515 | bool port_up; | |
516 | int port; | |
517 | int registered; | |
518 | int allocated; | |
519 | int stride; | |
2695bab2 | 520 | unsigned char current_mac[ETH_ALEN + 2]; |
c27a02cd YP |
521 | int mac_index; |
522 | unsigned max_mtu; | |
523 | int base_qpn; | |
08ff3235 | 524 | int cqe_factor; |
b1b6b4da | 525 | int cqe_size; |
c27a02cd YP |
526 | |
527 | struct mlx4_en_rss_map rss_map; | |
4ef2a435 | 528 | __be32 ctrl_flags; |
c27a02cd | 529 | u32 flags; |
d317966b | 530 | u8 num_tx_rings_p_up; |
fbc6daf1 | 531 | u32 tx_work_limit; |
c27a02cd YP |
532 | u32 tx_ring_num; |
533 | u32 rx_ring_num; | |
534 | u32 rx_skb_size; | |
535 | struct mlx4_en_frag_info frag_info[MLX4_EN_MAX_RX_FRAGS]; | |
536 | u16 num_frags; | |
537 | u16 log_rx_info; | |
538 | ||
41d942d5 EE |
539 | struct mlx4_en_tx_ring **tx_ring; |
540 | struct mlx4_en_rx_ring *rx_ring[MAX_RX_RINGS]; | |
541 | struct mlx4_en_cq **tx_cq; | |
542 | struct mlx4_en_cq *rx_cq[MAX_RX_RINGS]; | |
cabdc8ee | 543 | struct mlx4_qp drop_qp; |
0eb74fdd | 544 | struct work_struct rx_mode_task; |
c27a02cd YP |
545 | struct work_struct watchdog_task; |
546 | struct work_struct linkstate_task; | |
547 | struct delayed_work stats_task; | |
b6c39bfc | 548 | struct delayed_work service_task; |
a66132f3 | 549 | #ifdef CONFIG_MLX4_EN_VXLAN |
1b136de1 OG |
550 | struct work_struct vxlan_add_task; |
551 | struct work_struct vxlan_del_task; | |
a66132f3 | 552 | #endif |
c27a02cd YP |
553 | struct mlx4_en_perf_stats pstats; |
554 | struct mlx4_en_pkt_stats pkstats; | |
b42de4d0 | 555 | struct mlx4_en_counter_stats pf_stats; |
0b131561 MB |
556 | struct mlx4_en_flow_stats_rx rx_priority_flowstats[MLX4_NUM_PRIORITIES]; |
557 | struct mlx4_en_flow_stats_tx tx_priority_flowstats[MLX4_NUM_PRIORITIES]; | |
558 | struct mlx4_en_flow_stats_rx rx_flowstats; | |
559 | struct mlx4_en_flow_stats_tx tx_flowstats; | |
c27a02cd | 560 | struct mlx4_en_port_stats port_stats; |
3da8a36c | 561 | struct mlx4_en_stats_bitmap stats_bitmap; |
6d199937 YP |
562 | struct list_head mc_list; |
563 | struct list_head curr_list; | |
0ff1fb65 | 564 | u64 broadcast_id; |
c27a02cd | 565 | struct mlx4_en_stat_out_mbox hw_stats; |
4c3eb3ca | 566 | int vids[128]; |
14c07b13 | 567 | bool wol; |
ebf8c9aa | 568 | struct device *ddev; |
c07cb4b0 | 569 | struct hlist_head mac_hash[MLX4_EN_MAC_HASH_SIZE]; |
ec693d47 | 570 | struct hwtstamp_config hwtstamp_config; |
6de5f7f6 | 571 | u32 counter_index; |
564c274c AV |
572 | |
573 | #ifdef CONFIG_MLX4_EN_DCB | |
574 | struct ieee_ets ets; | |
109d2446 | 575 | u16 maxrate[IEEE_8021QAZ_MAX_TCS]; |
708b869b | 576 | enum dcbnl_cndd_states cndd_state[IEEE_8021QAZ_MAX_TCS]; |
564c274c | 577 | #endif |
1eb8c695 AV |
578 | #ifdef CONFIG_RFS_ACCEL |
579 | spinlock_t filters_lock; | |
580 | int last_filter_id; | |
581 | struct list_head filters; | |
582 | struct hlist_head filter_hash[1 << MLX4_EN_FILTER_HASH_SHIFT]; | |
583 | #endif | |
837052d0 | 584 | u64 tunnel_reg_id; |
1b136de1 | 585 | __be16 vxlan_port; |
0fef9d03 AV |
586 | |
587 | u32 pflags; | |
bd635c35 | 588 | u8 rss_key[MLX4_EN_RSS_KEY_SIZE]; |
947cbb0a | 589 | u8 rss_hash_fn; |
14c07b13 YP |
590 | }; |
591 | ||
592 | enum mlx4_en_wol { | |
593 | MLX4_EN_WOL_MAGIC = (1ULL << 61), | |
594 | MLX4_EN_WOL_ENABLED = (1ULL << 62), | |
c27a02cd YP |
595 | }; |
596 | ||
16a10ffd | 597 | struct mlx4_mac_entry { |
c07cb4b0 | 598 | struct hlist_node hlist; |
16a10ffd YB |
599 | unsigned char mac[ETH_ALEN + 2]; |
600 | u64 reg_id; | |
c07cb4b0 | 601 | struct rcu_head rcu; |
16a10ffd YB |
602 | }; |
603 | ||
b1b6b4da IS |
604 | static inline struct mlx4_cqe *mlx4_en_get_cqe(void *buf, int idx, int cqe_sz) |
605 | { | |
606 | return buf + idx * cqe_sz; | |
607 | } | |
608 | ||
0d9fdaa9 | 609 | #define MLX4_EN_WOL_DO_MODIFY (1ULL << 63) |
c27a02cd | 610 | |
3d8f7cc7 | 611 | void mlx4_en_init_ptys2ethtool_map(void); |
79aeaccd YB |
612 | void mlx4_en_update_loopback_state(struct net_device *dev, |
613 | netdev_features_t features); | |
614 | ||
c27a02cd YP |
615 | void mlx4_en_destroy_netdev(struct net_device *dev); |
616 | int mlx4_en_init_netdev(struct mlx4_en_dev *mdev, int port, | |
617 | struct mlx4_en_port_profile *prof); | |
618 | ||
18cc42a3 | 619 | int mlx4_en_start_port(struct net_device *dev); |
3484aac1 | 620 | void mlx4_en_stop_port(struct net_device *dev, int detach); |
18cc42a3 | 621 | |
6fcd2735 | 622 | void mlx4_en_set_stats_bitmap(struct mlx4_dev *dev, |
0b131561 MB |
623 | struct mlx4_en_stats_bitmap *stats_bitmap, |
624 | u8 rx_ppp, u8 rx_pause, | |
625 | u8 tx_ppp, u8 tx_pause); | |
ffa88f37 | 626 | |
fe0af03c | 627 | void mlx4_en_free_resources(struct mlx4_en_priv *priv); |
18cc42a3 YP |
628 | int mlx4_en_alloc_resources(struct mlx4_en_priv *priv); |
629 | ||
41d942d5 | 630 | int mlx4_en_create_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq **pcq, |
163561a4 | 631 | int entries, int ring, enum cq_type mode, int node); |
41d942d5 | 632 | void mlx4_en_destroy_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq **pcq); |
76532d0c AG |
633 | int mlx4_en_activate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq, |
634 | int cq_idx); | |
c27a02cd YP |
635 | void mlx4_en_deactivate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); |
636 | int mlx4_en_set_cq_moder(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); | |
637 | int mlx4_en_arm_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); | |
638 | ||
c27a02cd | 639 | void mlx4_en_tx_irq(struct mlx4_cq *mcq); |
f663dd9a | 640 | u16 mlx4_en_select_queue(struct net_device *dev, struct sk_buff *skb, |
99932d4f | 641 | void *accel_priv, select_queue_fallback_t fallback); |
61357325 | 642 | netdev_tx_t mlx4_en_xmit(struct sk_buff *skb, struct net_device *dev); |
c27a02cd | 643 | |
41d942d5 EE |
644 | int mlx4_en_create_tx_ring(struct mlx4_en_priv *priv, |
645 | struct mlx4_en_tx_ring **pring, | |
ddae0349 | 646 | u32 size, u16 stride, |
d03a68f8 | 647 | int node, int queue_index); |
41d942d5 EE |
648 | void mlx4_en_destroy_tx_ring(struct mlx4_en_priv *priv, |
649 | struct mlx4_en_tx_ring **pring); | |
c27a02cd YP |
650 | int mlx4_en_activate_tx_ring(struct mlx4_en_priv *priv, |
651 | struct mlx4_en_tx_ring *ring, | |
0e98b523 | 652 | int cq, int user_prio); |
c27a02cd YP |
653 | void mlx4_en_deactivate_tx_ring(struct mlx4_en_priv *priv, |
654 | struct mlx4_en_tx_ring *ring); | |
02512482 | 655 | void mlx4_en_set_num_rx_rings(struct mlx4_en_dev *mdev); |
07841f9d | 656 | void mlx4_en_recover_from_oom(struct mlx4_en_priv *priv); |
c27a02cd | 657 | int mlx4_en_create_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 | 658 | struct mlx4_en_rx_ring **pring, |
163561a4 | 659 | u32 size, u16 stride, int node); |
c27a02cd | 660 | void mlx4_en_destroy_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 | 661 | struct mlx4_en_rx_ring **pring, |
68355f71 | 662 | u32 size, u16 stride); |
c27a02cd YP |
663 | int mlx4_en_activate_rx_rings(struct mlx4_en_priv *priv); |
664 | void mlx4_en_deactivate_rx_ring(struct mlx4_en_priv *priv, | |
665 | struct mlx4_en_rx_ring *ring); | |
666 | int mlx4_en_process_rx_cq(struct net_device *dev, | |
667 | struct mlx4_en_cq *cq, | |
668 | int budget); | |
669 | int mlx4_en_poll_rx_cq(struct napi_struct *napi, int budget); | |
0276a330 | 670 | int mlx4_en_poll_tx_cq(struct napi_struct *napi, int budget); |
c27a02cd | 671 | void mlx4_en_fill_qp_context(struct mlx4_en_priv *priv, int size, int stride, |
0e98b523 AV |
672 | int is_tx, int rss, int qpn, int cqn, int user_prio, |
673 | struct mlx4_qp_context *context); | |
966508f7 | 674 | void mlx4_en_sqp_event(struct mlx4_qp *qp, enum mlx4_event event); |
c27a02cd YP |
675 | int mlx4_en_map_buffer(struct mlx4_buf *buf); |
676 | void mlx4_en_unmap_buffer(struct mlx4_buf *buf); | |
74194fb9 MG |
677 | int mlx4_en_change_mcast_lb(struct mlx4_en_priv *priv, struct mlx4_qp *qp, |
678 | int loopback); | |
c27a02cd | 679 | void mlx4_en_calc_rx_buf(struct net_device *dev); |
c27a02cd YP |
680 | int mlx4_en_config_rss_steer(struct mlx4_en_priv *priv); |
681 | void mlx4_en_release_rss_steer(struct mlx4_en_priv *priv); | |
cabdc8ee HHZ |
682 | int mlx4_en_create_drop_qp(struct mlx4_en_priv *priv); |
683 | void mlx4_en_destroy_drop_qp(struct mlx4_en_priv *priv); | |
c27a02cd | 684 | int mlx4_en_free_tx_buf(struct net_device *dev, struct mlx4_en_tx_ring *ring); |
c27a02cd YP |
685 | void mlx4_en_rx_irq(struct mlx4_cq *mcq); |
686 | ||
687 | int mlx4_SET_MCAST_FLTR(struct mlx4_dev *dev, u8 port, u64 mac, u64 clear, u8 mode); | |
f1b553fb | 688 | int mlx4_SET_VLAN_FLTR(struct mlx4_dev *dev, struct mlx4_en_priv *priv); |
c27a02cd YP |
689 | |
690 | int mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev *mdev, u8 port, u8 reset); | |
e7c1c2c4 YP |
691 | int mlx4_en_QUERY_PORT(struct mlx4_en_dev *mdev, u8 port); |
692 | ||
564c274c AV |
693 | #ifdef CONFIG_MLX4_EN_DCB |
694 | extern const struct dcbnl_rtnl_ops mlx4_en_dcbnl_ops; | |
540b3a39 | 695 | extern const struct dcbnl_rtnl_ops mlx4_en_dcbnl_pfc_ops; |
564c274c AV |
696 | #endif |
697 | ||
d317966b AV |
698 | int mlx4_en_setup_tc(struct net_device *dev, u8 up); |
699 | ||
1eb8c695 | 700 | #ifdef CONFIG_RFS_ACCEL |
41d942d5 | 701 | void mlx4_en_cleanup_filters(struct mlx4_en_priv *priv); |
1eb8c695 AV |
702 | #endif |
703 | ||
e7c1c2c4 YP |
704 | #define MLX4_EN_NUM_SELF_TEST 5 |
705 | void mlx4_en_ex_selftest(struct net_device *dev, u32 *flags, u64 *buf); | |
b6c39bfc | 706 | void mlx4_en_ptp_overflow_check(struct mlx4_en_dev *mdev); |
c27a02cd | 707 | |
7787fa66 SM |
708 | #define DEV_FEATURE_CHANGED(dev, new_features, feature) \ |
709 | ((dev->features & feature) ^ (new_features & feature)) | |
710 | ||
711 | int mlx4_en_reset_config(struct net_device *dev, | |
712 | struct hwtstamp_config ts_config, | |
713 | netdev_features_t new_features); | |
0b131561 MB |
714 | void mlx4_en_update_pfc_stats_bitmap(struct mlx4_dev *dev, |
715 | struct mlx4_en_stats_bitmap *stats_bitmap, | |
716 | u8 rx_ppp, u8 rx_pause, | |
717 | u8 tx_ppp, u8 tx_pause); | |
5da03547 MS |
718 | int mlx4_en_netdev_event(struct notifier_block *this, |
719 | unsigned long event, void *ptr); | |
720 | ||
c27a02cd | 721 | /* |
ec693d47 AV |
722 | * Functions for time stamping |
723 | */ | |
724 | u64 mlx4_en_get_cqe_ts(struct mlx4_cqe *cqe); | |
725 | void mlx4_en_fill_hwtstamps(struct mlx4_en_dev *mdev, | |
726 | struct skb_shared_hwtstamps *hwts, | |
727 | u64 timestamp); | |
728 | void mlx4_en_init_timestamp(struct mlx4_en_dev *mdev); | |
ad7d4eae | 729 | void mlx4_en_remove_timestamp(struct mlx4_en_dev *mdev); |
ec693d47 AV |
730 | |
731 | /* Globals | |
c27a02cd YP |
732 | */ |
733 | extern const struct ethtool_ops mlx4_en_ethtool_ops; | |
0a645e80 JP |
734 | |
735 | ||
736 | ||
737 | /* | |
738 | * printk / logging functions | |
739 | */ | |
740 | ||
b9075fa9 | 741 | __printf(3, 4) |
0c87b29c JP |
742 | void en_print(const char *level, const struct mlx4_en_priv *priv, |
743 | const char *format, ...); | |
0a645e80 | 744 | |
1a91de28 JP |
745 | #define en_dbg(mlevel, priv, format, ...) \ |
746 | do { \ | |
747 | if (NETIF_MSG_##mlevel & (priv)->msg_enable) \ | |
748 | en_print(KERN_DEBUG, priv, format, ##__VA_ARGS__); \ | |
0a645e80 | 749 | } while (0) |
1a91de28 JP |
750 | #define en_warn(priv, format, ...) \ |
751 | en_print(KERN_WARNING, priv, format, ##__VA_ARGS__) | |
752 | #define en_err(priv, format, ...) \ | |
753 | en_print(KERN_ERR, priv, format, ##__VA_ARGS__) | |
754 | #define en_info(priv, format, ...) \ | |
755 | en_print(KERN_INFO, priv, format, ##__VA_ARGS__) | |
756 | ||
757 | #define mlx4_err(mdev, format, ...) \ | |
758 | pr_err(DRV_NAME " %s: " format, \ | |
759 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
760 | #define mlx4_info(mdev, format, ...) \ | |
761 | pr_info(DRV_NAME " %s: " format, \ | |
762 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
763 | #define mlx4_warn(mdev, format, ...) \ | |
764 | pr_warn(DRV_NAME " %s: " format, \ | |
765 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
0a645e80 | 766 | |
c27a02cd | 767 | #endif |