Commit | Line | Data |
---|---|---|
225c7b1f RD |
1 | /* |
2 | * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved. | |
51a379d0 | 3 | * Copyright (c) 2005, 2006, 2007, 2008 Mellanox Technologies. All rights reserved. |
225c7b1f RD |
4 | * Copyright (c) 2006, 2007 Cisco Systems. All rights reserved. |
5 | * | |
6 | * This software is available to you under a choice of one of two | |
7 | * licenses. You may choose to be licensed under the terms of the GNU | |
8 | * General Public License (GPL) Version 2, available from the file | |
9 | * COPYING in the main directory of this source tree, or the | |
10 | * OpenIB.org BSD license below: | |
11 | * | |
12 | * Redistribution and use in source and binary forms, with or | |
13 | * without modification, are permitted provided that the following | |
14 | * conditions are met: | |
15 | * | |
16 | * - Redistributions of source code must retain the above | |
17 | * copyright notice, this list of conditions and the following | |
18 | * disclaimer. | |
19 | * | |
20 | * - Redistributions in binary form must reproduce the above | |
21 | * copyright notice, this list of conditions and the following | |
22 | * disclaimer in the documentation and/or other materials | |
23 | * provided with the distribution. | |
24 | * | |
25 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
26 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
27 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
28 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
29 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
30 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
31 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
32 | * SOFTWARE. | |
33 | */ | |
34 | ||
35 | #ifndef MLX4_FW_H | |
36 | #define MLX4_FW_H | |
37 | ||
38 | #include "mlx4.h" | |
39 | #include "icm.h" | |
40 | ||
2d928651 VS |
41 | struct mlx4_mod_stat_cfg { |
42 | u8 log_pg_sz; | |
43 | u8 log_pg_sz_m; | |
44 | }; | |
45 | ||
225c7b1f RD |
46 | struct mlx4_dev_cap { |
47 | int max_srq_sz; | |
48 | int max_qp_sz; | |
49 | int reserved_qps; | |
50 | int max_qps; | |
51 | int reserved_srqs; | |
52 | int max_srqs; | |
53 | int max_cq_sz; | |
54 | int reserved_cqs; | |
55 | int max_cqs; | |
56 | int max_mpts; | |
57 | int reserved_eqs; | |
58 | int max_eqs; | |
7ae0e400 | 59 | int num_sys_eqs; |
225c7b1f RD |
60 | int reserved_mtts; |
61 | int max_mrw_sz; | |
62 | int reserved_mrws; | |
63 | int max_mtt_seg; | |
64 | int max_requester_per_qp; | |
65 | int max_responder_per_qp; | |
66 | int max_rdma_global; | |
67 | int local_ca_ack_delay; | |
225c7b1f | 68 | int num_ports; |
149983af | 69 | u32 max_msg_sz; |
b79acb49 | 70 | int ib_mtu[MLX4_MAX_PORTS + 1]; |
5ae2a7a8 RD |
71 | int max_port_width[MLX4_MAX_PORTS + 1]; |
72 | int max_vl[MLX4_MAX_PORTS + 1]; | |
73 | int max_gids[MLX4_MAX_PORTS + 1]; | |
74 | int max_pkeys[MLX4_MAX_PORTS + 1]; | |
b79acb49 YP |
75 | u64 def_mac[MLX4_MAX_PORTS + 1]; |
76 | u16 eth_mtu[MLX4_MAX_PORTS + 1]; | |
7699517d YP |
77 | int trans_type[MLX4_MAX_PORTS + 1]; |
78 | int vendor_oui[MLX4_MAX_PORTS + 1]; | |
79 | u16 wavelength[MLX4_MAX_PORTS + 1]; | |
80 | u64 trans_code[MLX4_MAX_PORTS + 1]; | |
225c7b1f | 81 | u16 stat_rate_support; |
0ff1fb65 HHZ |
82 | int fs_log_max_ucast_qp_range_size; |
83 | int fs_max_num_qp_per_entry; | |
52eafc68 | 84 | u64 flags; |
b3416f44 | 85 | u64 flags2; |
225c7b1f RD |
86 | int reserved_uars; |
87 | int uar_size; | |
88 | int min_page_sz; | |
89 | int bf_reg_size; | |
90 | int bf_regs_per_page; | |
91 | int max_sq_sg; | |
92 | int max_sq_desc_sz; | |
93 | int max_rq_sg; | |
94 | int max_rq_desc_sz; | |
95 | int max_qp_per_mcg; | |
96 | int reserved_mgms; | |
97 | int max_mcgs; | |
98 | int reserved_pds; | |
99 | int max_pds; | |
012a8ff5 SH |
100 | int reserved_xrcds; |
101 | int max_xrcds; | |
225c7b1f RD |
102 | int qpc_entry_sz; |
103 | int rdmarc_entry_sz; | |
104 | int altc_entry_sz; | |
105 | int aux_entry_sz; | |
106 | int srq_entry_sz; | |
107 | int cqc_entry_sz; | |
108 | int eqc_entry_sz; | |
109 | int dmpt_entry_sz; | |
110 | int cmpt_entry_sz; | |
111 | int mtt_entry_sz; | |
112 | int resize_srq; | |
95d04f07 | 113 | u32 bmme_flags; |
225c7b1f RD |
114 | u32 reserved_lkey; |
115 | u64 max_icm_sz; | |
b832be1e | 116 | int max_gso_sz; |
b3416f44 | 117 | int max_rss_tbl_sz; |
7ff93f8b | 118 | u8 supported_port_types[MLX4_MAX_PORTS + 1]; |
8d0fc7b6 YP |
119 | u8 suggested_type[MLX4_MAX_PORTS + 1]; |
120 | u8 default_sense[MLX4_MAX_PORTS + 1]; | |
93fc9e1b YP |
121 | u8 log_max_macs[MLX4_MAX_PORTS + 1]; |
122 | u8 log_max_vlans[MLX4_MAX_PORTS + 1]; | |
f2a3f6a3 | 123 | u32 max_counters; |
225c7b1f RD |
124 | }; |
125 | ||
5cc914f1 | 126 | struct mlx4_func_cap { |
5cc914f1 MA |
127 | u8 num_ports; |
128 | u8 flags; | |
129 | u32 pf_context_behaviour; | |
130 | int qp_quota; | |
131 | int cq_quota; | |
132 | int srq_quota; | |
133 | int mpt_quota; | |
134 | int mtt_quota; | |
135 | int max_eq; | |
136 | int reserved_eq; | |
137 | int mcg_quota; | |
99ec41d0 | 138 | u32 qp0_qkey; |
47605df9 JM |
139 | u32 qp0_tunnel_qpn; |
140 | u32 qp0_proxy_qpn; | |
141 | u32 qp1_tunnel_qpn; | |
142 | u32 qp1_proxy_qpn; | |
143 | u8 physical_port; | |
144 | u8 port_flags; | |
eb17711b | 145 | u8 flags1; |
8e1a28e8 | 146 | u64 phys_port_id; |
ddae0349 | 147 | u32 extra_flags; |
5cc914f1 MA |
148 | }; |
149 | ||
e8c4265b MB |
150 | struct mlx4_func { |
151 | int bus; | |
152 | int device; | |
153 | int function; | |
154 | int physical_function; | |
155 | int rsvd_eqs; | |
156 | int max_eq; | |
157 | int rsvd_uars; | |
158 | }; | |
159 | ||
225c7b1f | 160 | struct mlx4_adapter { |
225c7b1f RD |
161 | char board_id[MLX4_BOARD_ID_LEN]; |
162 | u8 inta_pin; | |
163 | }; | |
164 | ||
165 | struct mlx4_init_hca_param { | |
166 | u64 qpc_base; | |
167 | u64 rdmarc_base; | |
168 | u64 auxc_base; | |
169 | u64 altc_base; | |
170 | u64 srqc_base; | |
171 | u64 cqc_base; | |
172 | u64 eqc_base; | |
173 | u64 mc_base; | |
174 | u64 dmpt_base; | |
175 | u64 cmpt_base; | |
176 | u64 mtt_base; | |
5cc914f1 | 177 | u64 global_caps; |
225c7b1f RD |
178 | u16 log_mc_entry_sz; |
179 | u16 log_mc_hash_sz; | |
ddd8a6c1 | 180 | u16 hca_core_clock; /* Internal Clock Frequency (in MHz) */ |
225c7b1f RD |
181 | u8 log_num_qps; |
182 | u8 log_num_srqs; | |
183 | u8 log_num_cqs; | |
184 | u8 log_num_eqs; | |
7ae0e400 | 185 | u16 num_sys_eqs; |
225c7b1f RD |
186 | u8 log_rd_per_qp; |
187 | u8 log_mc_table_sz; | |
188 | u8 log_mpt_sz; | |
189 | u8 log_uar_sz; | |
e448834e | 190 | u8 mw_enabled; /* Enable memory windows */ |
ab9c17a0 | 191 | u8 uar_page_sz; /* log pg sz in 4k chunks */ |
7b8157be | 192 | u8 steering_mode; /* for QUERY_HCA */ |
08ff3235 | 193 | u64 dev_cap_enabled; |
77507aa2 IS |
194 | u16 cqe_size; /* For use only when CQE stride feature enabled */ |
195 | u16 eqe_size; /* For use only when EQE stride feature enabled */ | |
225c7b1f RD |
196 | }; |
197 | ||
198 | struct mlx4_init_ib_param { | |
199 | int port_width; | |
200 | int vl_cap; | |
201 | int mtu_cap; | |
202 | u16 gid_cap; | |
203 | u16 pkey_cap; | |
204 | int set_guid0; | |
205 | u64 guid0; | |
206 | int set_node_guid; | |
207 | u64 node_guid; | |
208 | int set_si_guid; | |
209 | u64 si_guid; | |
210 | }; | |
211 | ||
212 | struct mlx4_set_ib_param { | |
213 | int set_si_guid; | |
214 | int reset_qkey_viol; | |
215 | u64 si_guid; | |
216 | u32 cap_mask; | |
217 | }; | |
218 | ||
219 | int mlx4_QUERY_DEV_CAP(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap); | |
225c6c8c | 220 | int mlx4_QUERY_FUNC_CAP(struct mlx4_dev *dev, u8 gen_or_port, |
47605df9 | 221 | struct mlx4_func_cap *func_cap); |
5cc914f1 MA |
222 | int mlx4_QUERY_FUNC_CAP_wrapper(struct mlx4_dev *dev, int slave, |
223 | struct mlx4_vhcr *vhcr, | |
224 | struct mlx4_cmd_mailbox *inbox, | |
225 | struct mlx4_cmd_mailbox *outbox, | |
226 | struct mlx4_cmd_info *cmd); | |
e8c4265b | 227 | int mlx4_QUERY_FUNC(struct mlx4_dev *dev, struct mlx4_func *func, int slave); |
225c7b1f RD |
228 | int mlx4_MAP_FA(struct mlx4_dev *dev, struct mlx4_icm *icm); |
229 | int mlx4_UNMAP_FA(struct mlx4_dev *dev); | |
230 | int mlx4_RUN_FW(struct mlx4_dev *dev); | |
231 | int mlx4_QUERY_FW(struct mlx4_dev *dev); | |
232 | int mlx4_QUERY_ADAPTER(struct mlx4_dev *dev, struct mlx4_adapter *adapter); | |
233 | int mlx4_INIT_HCA(struct mlx4_dev *dev, struct mlx4_init_hca_param *param); | |
ab9c17a0 | 234 | int mlx4_QUERY_HCA(struct mlx4_dev *dev, struct mlx4_init_hca_param *param); |
225c7b1f RD |
235 | int mlx4_CLOSE_HCA(struct mlx4_dev *dev, int panic); |
236 | int mlx4_map_cmd(struct mlx4_dev *dev, u16 op, struct mlx4_icm *icm, u64 virt); | |
237 | int mlx4_SET_ICM_SIZE(struct mlx4_dev *dev, u64 icm_size, u64 *aux_pages); | |
238 | int mlx4_MAP_ICM_AUX(struct mlx4_dev *dev, struct mlx4_icm *icm); | |
239 | int mlx4_UNMAP_ICM_AUX(struct mlx4_dev *dev); | |
240 | int mlx4_NOP(struct mlx4_dev *dev); | |
2d928651 | 241 | int mlx4_MOD_STAT_CFG(struct mlx4_dev *dev, struct mlx4_mod_stat_cfg *cfg); |
fe6f700d | 242 | void mlx4_opreq_action(struct work_struct *work); |
225c7b1f RD |
243 | |
244 | #endif /* MLX4_FW_H */ |