Commit | Line | Data |
---|---|---|
225c7b1f RD |
1 | /* |
2 | * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved. | |
51a379d0 | 3 | * Copyright (c) 2005, 2006, 2007, 2008 Mellanox Technologies. All rights reserved. |
225c7b1f RD |
4 | * Copyright (c) 2006, 2007 Cisco Systems. All rights reserved. |
5 | * | |
6 | * This software is available to you under a choice of one of two | |
7 | * licenses. You may choose to be licensed under the terms of the GNU | |
8 | * General Public License (GPL) Version 2, available from the file | |
9 | * COPYING in the main directory of this source tree, or the | |
10 | * OpenIB.org BSD license below: | |
11 | * | |
12 | * Redistribution and use in source and binary forms, with or | |
13 | * without modification, are permitted provided that the following | |
14 | * conditions are met: | |
15 | * | |
16 | * - Redistributions of source code must retain the above | |
17 | * copyright notice, this list of conditions and the following | |
18 | * disclaimer. | |
19 | * | |
20 | * - Redistributions in binary form must reproduce the above | |
21 | * copyright notice, this list of conditions and the following | |
22 | * disclaimer in the documentation and/or other materials | |
23 | * provided with the distribution. | |
24 | * | |
25 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
26 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
27 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
28 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
29 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
30 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
31 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
32 | * SOFTWARE. | |
33 | */ | |
34 | ||
35 | #ifndef MLX4_FW_H | |
36 | #define MLX4_FW_H | |
37 | ||
38 | #include "mlx4.h" | |
39 | #include "icm.h" | |
40 | ||
2d928651 VS |
41 | struct mlx4_mod_stat_cfg { |
42 | u8 log_pg_sz; | |
43 | u8 log_pg_sz_m; | |
44 | }; | |
45 | ||
431df8c7 | 46 | struct mlx4_port_cap { |
e34305c8 | 47 | u8 link_state; |
431df8c7 MB |
48 | u8 supported_port_types; |
49 | u8 suggested_type; | |
50 | u8 default_sense; | |
51 | u8 log_max_macs; | |
52 | u8 log_max_vlans; | |
53 | int ib_mtu; | |
54 | int max_port_width; | |
55 | int max_vl; | |
af7d5185 | 56 | int max_tc_eth; |
431df8c7 MB |
57 | int max_gids; |
58 | int max_pkeys; | |
59 | u64 def_mac; | |
60 | u16 eth_mtu; | |
61 | int trans_type; | |
62 | int vendor_oui; | |
63 | u16 wavelength; | |
64 | u64 trans_code; | |
7d077cd3 | 65 | u8 dmfs_optimized_state; |
431df8c7 MB |
66 | }; |
67 | ||
225c7b1f RD |
68 | struct mlx4_dev_cap { |
69 | int max_srq_sz; | |
70 | int max_qp_sz; | |
71 | int reserved_qps; | |
72 | int max_qps; | |
73 | int reserved_srqs; | |
74 | int max_srqs; | |
75 | int max_cq_sz; | |
76 | int reserved_cqs; | |
77 | int max_cqs; | |
78 | int max_mpts; | |
79 | int reserved_eqs; | |
80 | int max_eqs; | |
7ae0e400 | 81 | int num_sys_eqs; |
225c7b1f | 82 | int reserved_mtts; |
225c7b1f | 83 | int reserved_mrws; |
225c7b1f RD |
84 | int max_requester_per_qp; |
85 | int max_responder_per_qp; | |
86 | int max_rdma_global; | |
87 | int local_ca_ack_delay; | |
225c7b1f | 88 | int num_ports; |
149983af | 89 | u32 max_msg_sz; |
225c7b1f | 90 | u16 stat_rate_support; |
0ff1fb65 HHZ |
91 | int fs_log_max_ucast_qp_range_size; |
92 | int fs_max_num_qp_per_entry; | |
52eafc68 | 93 | u64 flags; |
b3416f44 | 94 | u64 flags2; |
225c7b1f RD |
95 | int reserved_uars; |
96 | int uar_size; | |
97 | int min_page_sz; | |
98 | int bf_reg_size; | |
99 | int bf_regs_per_page; | |
100 | int max_sq_sg; | |
101 | int max_sq_desc_sz; | |
102 | int max_rq_sg; | |
103 | int max_rq_desc_sz; | |
104 | int max_qp_per_mcg; | |
105 | int reserved_mgms; | |
106 | int max_mcgs; | |
107 | int reserved_pds; | |
108 | int max_pds; | |
012a8ff5 SH |
109 | int reserved_xrcds; |
110 | int max_xrcds; | |
225c7b1f RD |
111 | int qpc_entry_sz; |
112 | int rdmarc_entry_sz; | |
113 | int altc_entry_sz; | |
114 | int aux_entry_sz; | |
115 | int srq_entry_sz; | |
116 | int cqc_entry_sz; | |
117 | int eqc_entry_sz; | |
118 | int dmpt_entry_sz; | |
119 | int cmpt_entry_sz; | |
120 | int mtt_entry_sz; | |
121 | int resize_srq; | |
95d04f07 | 122 | u32 bmme_flags; |
225c7b1f RD |
123 | u32 reserved_lkey; |
124 | u64 max_icm_sz; | |
b832be1e | 125 | int max_gso_sz; |
b3416f44 | 126 | int max_rss_tbl_sz; |
f2a3f6a3 | 127 | u32 max_counters; |
7d077cd3 MB |
128 | u32 dmfs_high_rate_qpn_base; |
129 | u32 dmfs_high_rate_qpn_range; | |
fc31e256 | 130 | struct mlx4_rate_limit_caps rl_caps; |
431df8c7 | 131 | struct mlx4_port_cap port_cap[MLX4_MAX_PORTS + 1]; |
225c7b1f RD |
132 | }; |
133 | ||
5cc914f1 | 134 | struct mlx4_func_cap { |
5cc914f1 MA |
135 | u8 num_ports; |
136 | u8 flags; | |
137 | u32 pf_context_behaviour; | |
138 | int qp_quota; | |
139 | int cq_quota; | |
140 | int srq_quota; | |
141 | int mpt_quota; | |
142 | int mtt_quota; | |
143 | int max_eq; | |
144 | int reserved_eq; | |
145 | int mcg_quota; | |
99ec41d0 | 146 | u32 qp0_qkey; |
47605df9 JM |
147 | u32 qp0_tunnel_qpn; |
148 | u32 qp0_proxy_qpn; | |
149 | u32 qp1_tunnel_qpn; | |
150 | u32 qp1_proxy_qpn; | |
f0ce0615 | 151 | u32 reserved_lkey; |
47605df9 | 152 | u8 physical_port; |
c9cc599a | 153 | u8 flags0; |
eb17711b | 154 | u8 flags1; |
8e1a28e8 | 155 | u64 phys_port_id; |
ddae0349 | 156 | u32 extra_flags; |
5cc914f1 MA |
157 | }; |
158 | ||
e8c4265b MB |
159 | struct mlx4_func { |
160 | int bus; | |
161 | int device; | |
162 | int function; | |
163 | int physical_function; | |
164 | int rsvd_eqs; | |
165 | int max_eq; | |
166 | int rsvd_uars; | |
167 | }; | |
168 | ||
225c7b1f | 169 | struct mlx4_adapter { |
225c7b1f RD |
170 | char board_id[MLX4_BOARD_ID_LEN]; |
171 | u8 inta_pin; | |
172 | }; | |
173 | ||
174 | struct mlx4_init_hca_param { | |
175 | u64 qpc_base; | |
176 | u64 rdmarc_base; | |
177 | u64 auxc_base; | |
178 | u64 altc_base; | |
179 | u64 srqc_base; | |
180 | u64 cqc_base; | |
181 | u64 eqc_base; | |
182 | u64 mc_base; | |
183 | u64 dmpt_base; | |
184 | u64 cmpt_base; | |
185 | u64 mtt_base; | |
5cc914f1 | 186 | u64 global_caps; |
225c7b1f RD |
187 | u16 log_mc_entry_sz; |
188 | u16 log_mc_hash_sz; | |
ddd8a6c1 | 189 | u16 hca_core_clock; /* Internal Clock Frequency (in MHz) */ |
225c7b1f RD |
190 | u8 log_num_qps; |
191 | u8 log_num_srqs; | |
192 | u8 log_num_cqs; | |
193 | u8 log_num_eqs; | |
7ae0e400 | 194 | u16 num_sys_eqs; |
225c7b1f RD |
195 | u8 log_rd_per_qp; |
196 | u8 log_mc_table_sz; | |
197 | u8 log_mpt_sz; | |
198 | u8 log_uar_sz; | |
e448834e | 199 | u8 mw_enabled; /* Enable memory windows */ |
ab9c17a0 | 200 | u8 uar_page_sz; /* log pg sz in 4k chunks */ |
7b8157be | 201 | u8 steering_mode; /* for QUERY_HCA */ |
7d077cd3 | 202 | u8 dmfs_high_steer_mode; /* for QUERY_HCA */ |
08ff3235 | 203 | u64 dev_cap_enabled; |
77507aa2 IS |
204 | u16 cqe_size; /* For use only when CQE stride feature enabled */ |
205 | u16 eqe_size; /* For use only when EQE stride feature enabled */ | |
802f42a8 | 206 | u8 rss_ip_frags; |
77fc29c4 | 207 | u8 phv_check_en; /* for QUERY_HCA */ |
225c7b1f RD |
208 | }; |
209 | ||
210 | struct mlx4_init_ib_param { | |
211 | int port_width; | |
212 | int vl_cap; | |
213 | int mtu_cap; | |
214 | u16 gid_cap; | |
215 | u16 pkey_cap; | |
216 | int set_guid0; | |
217 | u64 guid0; | |
218 | int set_node_guid; | |
219 | u64 node_guid; | |
220 | int set_si_guid; | |
221 | u64 si_guid; | |
222 | }; | |
223 | ||
224 | struct mlx4_set_ib_param { | |
225 | int set_si_guid; | |
226 | int reset_qkey_viol; | |
227 | u64 si_guid; | |
228 | u32 cap_mask; | |
229 | }; | |
230 | ||
c78e25ed | 231 | void mlx4_dev_cap_dump(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap); |
225c7b1f | 232 | int mlx4_QUERY_DEV_CAP(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap); |
431df8c7 | 233 | int mlx4_QUERY_PORT(struct mlx4_dev *dev, int port, struct mlx4_port_cap *port_cap); |
225c6c8c | 234 | int mlx4_QUERY_FUNC_CAP(struct mlx4_dev *dev, u8 gen_or_port, |
47605df9 | 235 | struct mlx4_func_cap *func_cap); |
5cc914f1 MA |
236 | int mlx4_QUERY_FUNC_CAP_wrapper(struct mlx4_dev *dev, int slave, |
237 | struct mlx4_vhcr *vhcr, | |
238 | struct mlx4_cmd_mailbox *inbox, | |
239 | struct mlx4_cmd_mailbox *outbox, | |
240 | struct mlx4_cmd_info *cmd); | |
e8c4265b | 241 | int mlx4_QUERY_FUNC(struct mlx4_dev *dev, struct mlx4_func *func, int slave); |
225c7b1f RD |
242 | int mlx4_MAP_FA(struct mlx4_dev *dev, struct mlx4_icm *icm); |
243 | int mlx4_UNMAP_FA(struct mlx4_dev *dev); | |
244 | int mlx4_RUN_FW(struct mlx4_dev *dev); | |
245 | int mlx4_QUERY_FW(struct mlx4_dev *dev); | |
246 | int mlx4_QUERY_ADAPTER(struct mlx4_dev *dev, struct mlx4_adapter *adapter); | |
247 | int mlx4_INIT_HCA(struct mlx4_dev *dev, struct mlx4_init_hca_param *param); | |
ab9c17a0 | 248 | int mlx4_QUERY_HCA(struct mlx4_dev *dev, struct mlx4_init_hca_param *param); |
225c7b1f RD |
249 | int mlx4_CLOSE_HCA(struct mlx4_dev *dev, int panic); |
250 | int mlx4_map_cmd(struct mlx4_dev *dev, u16 op, struct mlx4_icm *icm, u64 virt); | |
251 | int mlx4_SET_ICM_SIZE(struct mlx4_dev *dev, u64 icm_size, u64 *aux_pages); | |
252 | int mlx4_MAP_ICM_AUX(struct mlx4_dev *dev, struct mlx4_icm *icm); | |
253 | int mlx4_UNMAP_ICM_AUX(struct mlx4_dev *dev); | |
254 | int mlx4_NOP(struct mlx4_dev *dev); | |
2d928651 | 255 | int mlx4_MOD_STAT_CFG(struct mlx4_dev *dev, struct mlx4_mod_stat_cfg *cfg); |
fe6f700d | 256 | void mlx4_opreq_action(struct work_struct *work); |
225c7b1f RD |
257 | |
258 | #endif /* MLX4_FW_H */ |