Commit | Line | Data |
---|---|---|
c5aff182 TP |
1 | /* |
2 | * Driver for Marvell NETA network card for Armada XP and Armada 370 SoCs. | |
3 | * | |
4 | * Copyright (C) 2012 Marvell | |
5 | * | |
6 | * Rami Rosen <rosenr@marvell.com> | |
7 | * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> | |
8 | * | |
9 | * This file is licensed under the terms of the GNU General Public | |
10 | * License version 2. This program is licensed "as is" without any | |
11 | * warranty of any kind, whether express or implied. | |
12 | */ | |
13 | ||
14 | #include <linux/kernel.h> | |
c5aff182 TP |
15 | #include <linux/netdevice.h> |
16 | #include <linux/etherdevice.h> | |
17 | #include <linux/platform_device.h> | |
18 | #include <linux/skbuff.h> | |
19 | #include <linux/inetdevice.h> | |
20 | #include <linux/mbus.h> | |
21 | #include <linux/module.h> | |
22 | #include <linux/interrupt.h> | |
23 | #include <net/ip.h> | |
24 | #include <net/ipv6.h> | |
c3f0dd38 | 25 | #include <linux/io.h> |
2adb719d | 26 | #include <net/tso.h> |
c5aff182 TP |
27 | #include <linux/of.h> |
28 | #include <linux/of_irq.h> | |
29 | #include <linux/of_mdio.h> | |
30 | #include <linux/of_net.h> | |
31 | #include <linux/of_address.h> | |
32 | #include <linux/phy.h> | |
189dd626 | 33 | #include <linux/clk.h> |
c5aff182 TP |
34 | |
35 | /* Registers */ | |
36 | #define MVNETA_RXQ_CONFIG_REG(q) (0x1400 + ((q) << 2)) | |
37 | #define MVNETA_RXQ_HW_BUF_ALLOC BIT(1) | |
38 | #define MVNETA_RXQ_PKT_OFFSET_ALL_MASK (0xf << 8) | |
39 | #define MVNETA_RXQ_PKT_OFFSET_MASK(offs) ((offs) << 8) | |
40 | #define MVNETA_RXQ_THRESHOLD_REG(q) (0x14c0 + ((q) << 2)) | |
41 | #define MVNETA_RXQ_NON_OCCUPIED(v) ((v) << 16) | |
42 | #define MVNETA_RXQ_BASE_ADDR_REG(q) (0x1480 + ((q) << 2)) | |
43 | #define MVNETA_RXQ_SIZE_REG(q) (0x14a0 + ((q) << 2)) | |
44 | #define MVNETA_RXQ_BUF_SIZE_SHIFT 19 | |
45 | #define MVNETA_RXQ_BUF_SIZE_MASK (0x1fff << 19) | |
46 | #define MVNETA_RXQ_STATUS_REG(q) (0x14e0 + ((q) << 2)) | |
47 | #define MVNETA_RXQ_OCCUPIED_ALL_MASK 0x3fff | |
48 | #define MVNETA_RXQ_STATUS_UPDATE_REG(q) (0x1500 + ((q) << 2)) | |
49 | #define MVNETA_RXQ_ADD_NON_OCCUPIED_SHIFT 16 | |
50 | #define MVNETA_RXQ_ADD_NON_OCCUPIED_MAX 255 | |
51 | #define MVNETA_PORT_RX_RESET 0x1cc0 | |
52 | #define MVNETA_PORT_RX_DMA_RESET BIT(0) | |
53 | #define MVNETA_PHY_ADDR 0x2000 | |
54 | #define MVNETA_PHY_ADDR_MASK 0x1f | |
55 | #define MVNETA_MBUS_RETRY 0x2010 | |
56 | #define MVNETA_UNIT_INTR_CAUSE 0x2080 | |
57 | #define MVNETA_UNIT_CONTROL 0x20B0 | |
58 | #define MVNETA_PHY_POLLING_ENABLE BIT(1) | |
59 | #define MVNETA_WIN_BASE(w) (0x2200 + ((w) << 3)) | |
60 | #define MVNETA_WIN_SIZE(w) (0x2204 + ((w) << 3)) | |
61 | #define MVNETA_WIN_REMAP(w) (0x2280 + ((w) << 2)) | |
62 | #define MVNETA_BASE_ADDR_ENABLE 0x2290 | |
63 | #define MVNETA_PORT_CONFIG 0x2400 | |
64 | #define MVNETA_UNI_PROMISC_MODE BIT(0) | |
65 | #define MVNETA_DEF_RXQ(q) ((q) << 1) | |
66 | #define MVNETA_DEF_RXQ_ARP(q) ((q) << 4) | |
67 | #define MVNETA_TX_UNSET_ERR_SUM BIT(12) | |
68 | #define MVNETA_DEF_RXQ_TCP(q) ((q) << 16) | |
69 | #define MVNETA_DEF_RXQ_UDP(q) ((q) << 19) | |
70 | #define MVNETA_DEF_RXQ_BPDU(q) ((q) << 22) | |
71 | #define MVNETA_RX_CSUM_WITH_PSEUDO_HDR BIT(25) | |
72 | #define MVNETA_PORT_CONFIG_DEFL_VALUE(q) (MVNETA_DEF_RXQ(q) | \ | |
73 | MVNETA_DEF_RXQ_ARP(q) | \ | |
74 | MVNETA_DEF_RXQ_TCP(q) | \ | |
75 | MVNETA_DEF_RXQ_UDP(q) | \ | |
76 | MVNETA_DEF_RXQ_BPDU(q) | \ | |
77 | MVNETA_TX_UNSET_ERR_SUM | \ | |
78 | MVNETA_RX_CSUM_WITH_PSEUDO_HDR) | |
79 | #define MVNETA_PORT_CONFIG_EXTEND 0x2404 | |
80 | #define MVNETA_MAC_ADDR_LOW 0x2414 | |
81 | #define MVNETA_MAC_ADDR_HIGH 0x2418 | |
82 | #define MVNETA_SDMA_CONFIG 0x241c | |
83 | #define MVNETA_SDMA_BRST_SIZE_16 4 | |
c5aff182 TP |
84 | #define MVNETA_RX_BRST_SZ_MASK(burst) ((burst) << 1) |
85 | #define MVNETA_RX_NO_DATA_SWAP BIT(4) | |
86 | #define MVNETA_TX_NO_DATA_SWAP BIT(5) | |
9ad8fef6 | 87 | #define MVNETA_DESC_SWAP BIT(6) |
c5aff182 TP |
88 | #define MVNETA_TX_BRST_SZ_MASK(burst) ((burst) << 22) |
89 | #define MVNETA_PORT_STATUS 0x2444 | |
90 | #define MVNETA_TX_IN_PRGRS BIT(1) | |
91 | #define MVNETA_TX_FIFO_EMPTY BIT(8) | |
92 | #define MVNETA_RX_MIN_FRAME_SIZE 0x247c | |
3f1dd4bc | 93 | #define MVNETA_SERDES_CFG 0x24A0 |
5445eaf3 | 94 | #define MVNETA_SGMII_SERDES_PROTO 0x0cc7 |
3f1dd4bc | 95 | #define MVNETA_QSGMII_SERDES_PROTO 0x0667 |
c5aff182 TP |
96 | #define MVNETA_TYPE_PRIO 0x24bc |
97 | #define MVNETA_FORCE_UNI BIT(21) | |
98 | #define MVNETA_TXQ_CMD_1 0x24e4 | |
99 | #define MVNETA_TXQ_CMD 0x2448 | |
100 | #define MVNETA_TXQ_DISABLE_SHIFT 8 | |
101 | #define MVNETA_TXQ_ENABLE_MASK 0x000000ff | |
102 | #define MVNETA_ACC_MODE 0x2500 | |
103 | #define MVNETA_CPU_MAP(cpu) (0x2540 + ((cpu) << 2)) | |
104 | #define MVNETA_CPU_RXQ_ACCESS_ALL_MASK 0x000000ff | |
105 | #define MVNETA_CPU_TXQ_ACCESS_ALL_MASK 0x0000ff00 | |
106 | #define MVNETA_RXQ_TIME_COAL_REG(q) (0x2580 + ((q) << 2)) | |
40ba35e7 | 107 | |
108 | /* Exception Interrupt Port/Queue Cause register */ | |
109 | ||
c5aff182 | 110 | #define MVNETA_INTR_NEW_CAUSE 0x25a0 |
c5aff182 | 111 | #define MVNETA_INTR_NEW_MASK 0x25a4 |
40ba35e7 | 112 | |
113 | /* bits 0..7 = TXQ SENT, one bit per queue. | |
114 | * bits 8..15 = RXQ OCCUP, one bit per queue. | |
115 | * bits 16..23 = RXQ FREE, one bit per queue. | |
116 | * bit 29 = OLD_REG_SUM, see old reg ? | |
117 | * bit 30 = TX_ERR_SUM, one bit for 4 ports | |
118 | * bit 31 = MISC_SUM, one bit for 4 ports | |
119 | */ | |
120 | #define MVNETA_TX_INTR_MASK(nr_txqs) (((1 << nr_txqs) - 1) << 0) | |
121 | #define MVNETA_TX_INTR_MASK_ALL (0xff << 0) | |
122 | #define MVNETA_RX_INTR_MASK(nr_rxqs) (((1 << nr_rxqs) - 1) << 8) | |
123 | #define MVNETA_RX_INTR_MASK_ALL (0xff << 8) | |
124 | ||
c5aff182 TP |
125 | #define MVNETA_INTR_OLD_CAUSE 0x25a8 |
126 | #define MVNETA_INTR_OLD_MASK 0x25ac | |
40ba35e7 | 127 | |
128 | /* Data Path Port/Queue Cause Register */ | |
c5aff182 TP |
129 | #define MVNETA_INTR_MISC_CAUSE 0x25b0 |
130 | #define MVNETA_INTR_MISC_MASK 0x25b4 | |
40ba35e7 | 131 | |
132 | #define MVNETA_CAUSE_PHY_STATUS_CHANGE BIT(0) | |
133 | #define MVNETA_CAUSE_LINK_CHANGE BIT(1) | |
134 | #define MVNETA_CAUSE_PTP BIT(4) | |
135 | ||
136 | #define MVNETA_CAUSE_INTERNAL_ADDR_ERR BIT(7) | |
137 | #define MVNETA_CAUSE_RX_OVERRUN BIT(8) | |
138 | #define MVNETA_CAUSE_RX_CRC_ERROR BIT(9) | |
139 | #define MVNETA_CAUSE_RX_LARGE_PKT BIT(10) | |
140 | #define MVNETA_CAUSE_TX_UNDERUN BIT(11) | |
141 | #define MVNETA_CAUSE_PRBS_ERR BIT(12) | |
142 | #define MVNETA_CAUSE_PSC_SYNC_CHANGE BIT(13) | |
143 | #define MVNETA_CAUSE_SERDES_SYNC_ERR BIT(14) | |
144 | ||
145 | #define MVNETA_CAUSE_BMU_ALLOC_ERR_SHIFT 16 | |
146 | #define MVNETA_CAUSE_BMU_ALLOC_ERR_ALL_MASK (0xF << MVNETA_CAUSE_BMU_ALLOC_ERR_SHIFT) | |
147 | #define MVNETA_CAUSE_BMU_ALLOC_ERR_MASK(pool) (1 << (MVNETA_CAUSE_BMU_ALLOC_ERR_SHIFT + (pool))) | |
148 | ||
149 | #define MVNETA_CAUSE_TXQ_ERROR_SHIFT 24 | |
150 | #define MVNETA_CAUSE_TXQ_ERROR_ALL_MASK (0xFF << MVNETA_CAUSE_TXQ_ERROR_SHIFT) | |
151 | #define MVNETA_CAUSE_TXQ_ERROR_MASK(q) (1 << (MVNETA_CAUSE_TXQ_ERROR_SHIFT + (q))) | |
152 | ||
c5aff182 TP |
153 | #define MVNETA_INTR_ENABLE 0x25b8 |
154 | #define MVNETA_TXQ_INTR_ENABLE_ALL_MASK 0x0000ff00 | |
40ba35e7 | 155 | #define MVNETA_RXQ_INTR_ENABLE_ALL_MASK 0xff000000 // note: neta says it's 0x000000FF |
156 | ||
c5aff182 TP |
157 | #define MVNETA_RXQ_CMD 0x2680 |
158 | #define MVNETA_RXQ_DISABLE_SHIFT 8 | |
159 | #define MVNETA_RXQ_ENABLE_MASK 0x000000ff | |
160 | #define MVETH_TXQ_TOKEN_COUNT_REG(q) (0x2700 + ((q) << 4)) | |
161 | #define MVETH_TXQ_TOKEN_CFG_REG(q) (0x2704 + ((q) << 4)) | |
162 | #define MVNETA_GMAC_CTRL_0 0x2c00 | |
163 | #define MVNETA_GMAC_MAX_RX_SIZE_SHIFT 2 | |
164 | #define MVNETA_GMAC_MAX_RX_SIZE_MASK 0x7ffc | |
165 | #define MVNETA_GMAC0_PORT_ENABLE BIT(0) | |
166 | #define MVNETA_GMAC_CTRL_2 0x2c08 | |
a79121d3 | 167 | #define MVNETA_GMAC2_PCS_ENABLE BIT(3) |
c5aff182 TP |
168 | #define MVNETA_GMAC2_PORT_RGMII BIT(4) |
169 | #define MVNETA_GMAC2_PORT_RESET BIT(6) | |
170 | #define MVNETA_GMAC_STATUS 0x2c10 | |
171 | #define MVNETA_GMAC_LINK_UP BIT(0) | |
172 | #define MVNETA_GMAC_SPEED_1000 BIT(1) | |
173 | #define MVNETA_GMAC_SPEED_100 BIT(2) | |
174 | #define MVNETA_GMAC_FULL_DUPLEX BIT(3) | |
175 | #define MVNETA_GMAC_RX_FLOW_CTRL_ENABLE BIT(4) | |
176 | #define MVNETA_GMAC_TX_FLOW_CTRL_ENABLE BIT(5) | |
177 | #define MVNETA_GMAC_RX_FLOW_CTRL_ACTIVE BIT(6) | |
178 | #define MVNETA_GMAC_TX_FLOW_CTRL_ACTIVE BIT(7) | |
179 | #define MVNETA_GMAC_AUTONEG_CONFIG 0x2c0c | |
180 | #define MVNETA_GMAC_FORCE_LINK_DOWN BIT(0) | |
181 | #define MVNETA_GMAC_FORCE_LINK_PASS BIT(1) | |
182 | #define MVNETA_GMAC_CONFIG_MII_SPEED BIT(5) | |
183 | #define MVNETA_GMAC_CONFIG_GMII_SPEED BIT(6) | |
71408602 | 184 | #define MVNETA_GMAC_AN_SPEED_EN BIT(7) |
c5aff182 | 185 | #define MVNETA_GMAC_CONFIG_FULL_DUPLEX BIT(12) |
71408602 | 186 | #define MVNETA_GMAC_AN_DUPLEX_EN BIT(13) |
c5aff182 TP |
187 | #define MVNETA_MIB_COUNTERS_BASE 0x3080 |
188 | #define MVNETA_MIB_LATE_COLLISION 0x7c | |
189 | #define MVNETA_DA_FILT_SPEC_MCAST 0x3400 | |
190 | #define MVNETA_DA_FILT_OTH_MCAST 0x3500 | |
191 | #define MVNETA_DA_FILT_UCAST_BASE 0x3600 | |
192 | #define MVNETA_TXQ_BASE_ADDR_REG(q) (0x3c00 + ((q) << 2)) | |
193 | #define MVNETA_TXQ_SIZE_REG(q) (0x3c20 + ((q) << 2)) | |
194 | #define MVNETA_TXQ_SENT_THRESH_ALL_MASK 0x3fff0000 | |
195 | #define MVNETA_TXQ_SENT_THRESH_MASK(coal) ((coal) << 16) | |
196 | #define MVNETA_TXQ_UPDATE_REG(q) (0x3c60 + ((q) << 2)) | |
197 | #define MVNETA_TXQ_DEC_SENT_SHIFT 16 | |
198 | #define MVNETA_TXQ_STATUS_REG(q) (0x3c40 + ((q) << 2)) | |
199 | #define MVNETA_TXQ_SENT_DESC_SHIFT 16 | |
200 | #define MVNETA_TXQ_SENT_DESC_MASK 0x3fff0000 | |
201 | #define MVNETA_PORT_TX_RESET 0x3cf0 | |
202 | #define MVNETA_PORT_TX_DMA_RESET BIT(0) | |
203 | #define MVNETA_TX_MTU 0x3e0c | |
204 | #define MVNETA_TX_TOKEN_SIZE 0x3e14 | |
205 | #define MVNETA_TX_TOKEN_SIZE_MAX 0xffffffff | |
206 | #define MVNETA_TXQ_TOKEN_SIZE_REG(q) (0x3e40 + ((q) << 2)) | |
207 | #define MVNETA_TXQ_TOKEN_SIZE_MAX 0x7fffffff | |
208 | ||
209 | #define MVNETA_CAUSE_TXQ_SENT_DESC_ALL_MASK 0xff | |
210 | ||
211 | /* Descriptor ring Macros */ | |
212 | #define MVNETA_QUEUE_NEXT_DESC(q, index) \ | |
213 | (((index) < (q)->last_desc) ? ((index) + 1) : 0) | |
214 | ||
215 | /* Various constants */ | |
216 | ||
217 | /* Coalescing */ | |
218 | #define MVNETA_TXDONE_COAL_PKTS 16 | |
219 | #define MVNETA_RX_COAL_PKTS 32 | |
220 | #define MVNETA_RX_COAL_USEC 100 | |
221 | ||
6a20c175 | 222 | /* The two bytes Marvell header. Either contains a special value used |
c5aff182 TP |
223 | * by Marvell switches when a specific hardware mode is enabled (not |
224 | * supported by this driver) or is filled automatically by zeroes on | |
225 | * the RX side. Those two bytes being at the front of the Ethernet | |
226 | * header, they allow to have the IP header aligned on a 4 bytes | |
227 | * boundary automatically: the hardware skips those two bytes on its | |
228 | * own. | |
229 | */ | |
230 | #define MVNETA_MH_SIZE 2 | |
231 | ||
232 | #define MVNETA_VLAN_TAG_LEN 4 | |
233 | ||
234 | #define MVNETA_CPU_D_CACHE_LINE_SIZE 32 | |
235 | #define MVNETA_TX_CSUM_MAX_SIZE 9800 | |
236 | #define MVNETA_ACC_MODE_EXT 1 | |
237 | ||
238 | /* Timeout constants */ | |
239 | #define MVNETA_TX_DISABLE_TIMEOUT_MSEC 1000 | |
240 | #define MVNETA_RX_DISABLE_TIMEOUT_MSEC 1000 | |
241 | #define MVNETA_TX_FIFO_EMPTY_TIMEOUT 10000 | |
242 | ||
243 | #define MVNETA_TX_MTU_MAX 0x3ffff | |
244 | ||
2adb719d EG |
245 | /* TSO header size */ |
246 | #define TSO_HEADER_SIZE 128 | |
247 | ||
c5aff182 TP |
248 | /* Max number of Rx descriptors */ |
249 | #define MVNETA_MAX_RXD 128 | |
250 | ||
251 | /* Max number of Tx descriptors */ | |
252 | #define MVNETA_MAX_TXD 532 | |
253 | ||
8eef5f97 EG |
254 | /* Max number of allowed TCP segments for software TSO */ |
255 | #define MVNETA_MAX_TSO_SEGS 100 | |
256 | ||
257 | #define MVNETA_MAX_SKB_DESCS (MVNETA_MAX_TSO_SEGS * 2 + MAX_SKB_FRAGS) | |
258 | ||
c5aff182 TP |
259 | /* descriptor aligned size */ |
260 | #define MVNETA_DESC_ALIGNED_SIZE 32 | |
261 | ||
262 | #define MVNETA_RX_PKT_SIZE(mtu) \ | |
263 | ALIGN((mtu) + MVNETA_MH_SIZE + MVNETA_VLAN_TAG_LEN + \ | |
264 | ETH_HLEN + ETH_FCS_LEN, \ | |
265 | MVNETA_CPU_D_CACHE_LINE_SIZE) | |
266 | ||
267 | #define MVNETA_RX_BUF_SIZE(pkt_size) ((pkt_size) + NET_SKB_PAD) | |
268 | ||
74c41b04 | 269 | struct mvneta_pcpu_stats { |
c5aff182 | 270 | struct u64_stats_sync syncp; |
74c41b04 | 271 | u64 rx_packets; |
272 | u64 rx_bytes; | |
273 | u64 tx_packets; | |
274 | u64 tx_bytes; | |
c5aff182 TP |
275 | }; |
276 | ||
277 | struct mvneta_port { | |
278 | int pkt_size; | |
8ec2cd48 | 279 | unsigned int frag_size; |
c5aff182 TP |
280 | void __iomem *base; |
281 | struct mvneta_rx_queue *rxqs; | |
282 | struct mvneta_tx_queue *txqs; | |
c5aff182 TP |
283 | struct net_device *dev; |
284 | ||
285 | u32 cause_rx_tx; | |
286 | struct napi_struct napi; | |
287 | ||
c5aff182 | 288 | /* Core clock */ |
189dd626 | 289 | struct clk *clk; |
c5aff182 TP |
290 | u8 mcast_count[256]; |
291 | u16 tx_ring_size; | |
292 | u16 rx_ring_size; | |
74c41b04 | 293 | struct mvneta_pcpu_stats *stats; |
c5aff182 TP |
294 | |
295 | struct mii_bus *mii_bus; | |
296 | struct phy_device *phy_dev; | |
297 | phy_interface_t phy_interface; | |
298 | struct device_node *phy_node; | |
299 | unsigned int link; | |
300 | unsigned int duplex; | |
301 | unsigned int speed; | |
302 | }; | |
303 | ||
6a20c175 | 304 | /* The mvneta_tx_desc and mvneta_rx_desc structures describe the |
c5aff182 TP |
305 | * layout of the transmit and reception DMA descriptors, and their |
306 | * layout is therefore defined by the hardware design | |
307 | */ | |
6083ed44 | 308 | |
c5aff182 TP |
309 | #define MVNETA_TX_L3_OFF_SHIFT 0 |
310 | #define MVNETA_TX_IP_HLEN_SHIFT 8 | |
311 | #define MVNETA_TX_L4_UDP BIT(16) | |
312 | #define MVNETA_TX_L3_IP6 BIT(17) | |
313 | #define MVNETA_TXD_IP_CSUM BIT(18) | |
314 | #define MVNETA_TXD_Z_PAD BIT(19) | |
315 | #define MVNETA_TXD_L_DESC BIT(20) | |
316 | #define MVNETA_TXD_F_DESC BIT(21) | |
317 | #define MVNETA_TXD_FLZ_DESC (MVNETA_TXD_Z_PAD | \ | |
318 | MVNETA_TXD_L_DESC | \ | |
319 | MVNETA_TXD_F_DESC) | |
320 | #define MVNETA_TX_L4_CSUM_FULL BIT(30) | |
321 | #define MVNETA_TX_L4_CSUM_NOT BIT(31) | |
322 | ||
c5aff182 TP |
323 | #define MVNETA_RXD_ERR_CRC 0x0 |
324 | #define MVNETA_RXD_ERR_SUMMARY BIT(16) | |
325 | #define MVNETA_RXD_ERR_OVERRUN BIT(17) | |
326 | #define MVNETA_RXD_ERR_LEN BIT(18) | |
327 | #define MVNETA_RXD_ERR_RESOURCE (BIT(17) | BIT(18)) | |
328 | #define MVNETA_RXD_ERR_CODE_MASK (BIT(17) | BIT(18)) | |
329 | #define MVNETA_RXD_L3_IP4 BIT(25) | |
330 | #define MVNETA_RXD_FIRST_LAST_DESC (BIT(26) | BIT(27)) | |
331 | #define MVNETA_RXD_L4_CSUM_OK BIT(30) | |
332 | ||
9ad8fef6 | 333 | #if defined(__LITTLE_ENDIAN) |
6083ed44 TP |
334 | struct mvneta_tx_desc { |
335 | u32 command; /* Options used by HW for packet transmitting.*/ | |
336 | u16 reserverd1; /* csum_l4 (for future use) */ | |
337 | u16 data_size; /* Data size of transmitted packet in bytes */ | |
338 | u32 buf_phys_addr; /* Physical addr of transmitted buffer */ | |
339 | u32 reserved2; /* hw_cmd - (for future use, PMT) */ | |
340 | u32 reserved3[4]; /* Reserved - (for future use) */ | |
341 | }; | |
342 | ||
343 | struct mvneta_rx_desc { | |
344 | u32 status; /* Info about received packet */ | |
c5aff182 TP |
345 | u16 reserved1; /* pnc_info - (for future use, PnC) */ |
346 | u16 data_size; /* Size of received packet in bytes */ | |
6083ed44 | 347 | |
c5aff182 TP |
348 | u32 buf_phys_addr; /* Physical address of the buffer */ |
349 | u32 reserved2; /* pnc_flow_id (for future use, PnC) */ | |
6083ed44 | 350 | |
c5aff182 TP |
351 | u32 buf_cookie; /* cookie for access to RX buffer in rx path */ |
352 | u16 reserved3; /* prefetch_cmd, for future use */ | |
353 | u16 reserved4; /* csum_l4 - (for future use, PnC) */ | |
6083ed44 | 354 | |
c5aff182 TP |
355 | u32 reserved5; /* pnc_extra PnC (for future use, PnC) */ |
356 | u32 reserved6; /* hw_cmd (for future use, PnC and HWF) */ | |
357 | }; | |
9ad8fef6 TP |
358 | #else |
359 | struct mvneta_tx_desc { | |
360 | u16 data_size; /* Data size of transmitted packet in bytes */ | |
361 | u16 reserverd1; /* csum_l4 (for future use) */ | |
362 | u32 command; /* Options used by HW for packet transmitting.*/ | |
363 | u32 reserved2; /* hw_cmd - (for future use, PMT) */ | |
364 | u32 buf_phys_addr; /* Physical addr of transmitted buffer */ | |
365 | u32 reserved3[4]; /* Reserved - (for future use) */ | |
366 | }; | |
367 | ||
368 | struct mvneta_rx_desc { | |
369 | u16 data_size; /* Size of received packet in bytes */ | |
370 | u16 reserved1; /* pnc_info - (for future use, PnC) */ | |
371 | u32 status; /* Info about received packet */ | |
372 | ||
373 | u32 reserved2; /* pnc_flow_id (for future use, PnC) */ | |
374 | u32 buf_phys_addr; /* Physical address of the buffer */ | |
375 | ||
376 | u16 reserved4; /* csum_l4 - (for future use, PnC) */ | |
377 | u16 reserved3; /* prefetch_cmd, for future use */ | |
378 | u32 buf_cookie; /* cookie for access to RX buffer in rx path */ | |
379 | ||
380 | u32 reserved5; /* pnc_extra PnC (for future use, PnC) */ | |
381 | u32 reserved6; /* hw_cmd (for future use, PnC and HWF) */ | |
382 | }; | |
383 | #endif | |
c5aff182 TP |
384 | |
385 | struct mvneta_tx_queue { | |
386 | /* Number of this TX queue, in the range 0-7 */ | |
387 | u8 id; | |
388 | ||
389 | /* Number of TX DMA descriptors in the descriptor ring */ | |
390 | int size; | |
391 | ||
392 | /* Number of currently used TX DMA descriptor in the | |
6a20c175 TP |
393 | * descriptor ring |
394 | */ | |
c5aff182 | 395 | int count; |
8eef5f97 EG |
396 | int tx_stop_threshold; |
397 | int tx_wake_threshold; | |
c5aff182 TP |
398 | |
399 | /* Array of transmitted skb */ | |
400 | struct sk_buff **tx_skb; | |
401 | ||
402 | /* Index of last TX DMA descriptor that was inserted */ | |
403 | int txq_put_index; | |
404 | ||
405 | /* Index of the TX DMA descriptor to be cleaned up */ | |
406 | int txq_get_index; | |
407 | ||
408 | u32 done_pkts_coal; | |
409 | ||
410 | /* Virtual address of the TX DMA descriptors array */ | |
411 | struct mvneta_tx_desc *descs; | |
412 | ||
413 | /* DMA address of the TX DMA descriptors array */ | |
414 | dma_addr_t descs_phys; | |
415 | ||
416 | /* Index of the last TX DMA descriptor */ | |
417 | int last_desc; | |
418 | ||
419 | /* Index of the next TX DMA descriptor to process */ | |
420 | int next_desc_to_proc; | |
2adb719d EG |
421 | |
422 | /* DMA buffers for TSO headers */ | |
423 | char *tso_hdrs; | |
424 | ||
425 | /* DMA address of TSO headers */ | |
426 | dma_addr_t tso_hdrs_phys; | |
c5aff182 TP |
427 | }; |
428 | ||
429 | struct mvneta_rx_queue { | |
430 | /* rx queue number, in the range 0-7 */ | |
431 | u8 id; | |
432 | ||
433 | /* num of rx descriptors in the rx descriptor ring */ | |
434 | int size; | |
435 | ||
436 | /* counter of times when mvneta_refill() failed */ | |
437 | int missed; | |
438 | ||
439 | u32 pkts_coal; | |
440 | u32 time_coal; | |
441 | ||
442 | /* Virtual address of the RX DMA descriptors array */ | |
443 | struct mvneta_rx_desc *descs; | |
444 | ||
445 | /* DMA address of the RX DMA descriptors array */ | |
446 | dma_addr_t descs_phys; | |
447 | ||
448 | /* Index of the last RX DMA descriptor */ | |
449 | int last_desc; | |
450 | ||
451 | /* Index of the next RX DMA descriptor to process */ | |
452 | int next_desc_to_proc; | |
453 | }; | |
454 | ||
edadb7fa EG |
455 | /* The hardware supports eight (8) rx queues, but we are only allowing |
456 | * the first one to be used. Therefore, let's just allocate one queue. | |
457 | */ | |
458 | static int rxq_number = 1; | |
c5aff182 TP |
459 | static int txq_number = 8; |
460 | ||
461 | static int rxq_def; | |
c5aff182 | 462 | |
f19fadfc | 463 | static int rx_copybreak __read_mostly = 256; |
464 | ||
c5aff182 TP |
465 | #define MVNETA_DRIVER_NAME "mvneta" |
466 | #define MVNETA_DRIVER_VERSION "1.0" | |
467 | ||
468 | /* Utility/helper methods */ | |
469 | ||
470 | /* Write helper method */ | |
471 | static void mvreg_write(struct mvneta_port *pp, u32 offset, u32 data) | |
472 | { | |
473 | writel(data, pp->base + offset); | |
474 | } | |
475 | ||
476 | /* Read helper method */ | |
477 | static u32 mvreg_read(struct mvneta_port *pp, u32 offset) | |
478 | { | |
479 | return readl(pp->base + offset); | |
480 | } | |
481 | ||
482 | /* Increment txq get counter */ | |
483 | static void mvneta_txq_inc_get(struct mvneta_tx_queue *txq) | |
484 | { | |
485 | txq->txq_get_index++; | |
486 | if (txq->txq_get_index == txq->size) | |
487 | txq->txq_get_index = 0; | |
488 | } | |
489 | ||
490 | /* Increment txq put counter */ | |
491 | static void mvneta_txq_inc_put(struct mvneta_tx_queue *txq) | |
492 | { | |
493 | txq->txq_put_index++; | |
494 | if (txq->txq_put_index == txq->size) | |
495 | txq->txq_put_index = 0; | |
496 | } | |
497 | ||
498 | ||
499 | /* Clear all MIB counters */ | |
500 | static void mvneta_mib_counters_clear(struct mvneta_port *pp) | |
501 | { | |
502 | int i; | |
503 | u32 dummy; | |
504 | ||
505 | /* Perform dummy reads from MIB counters */ | |
506 | for (i = 0; i < MVNETA_MIB_LATE_COLLISION; i += 4) | |
507 | dummy = mvreg_read(pp, (MVNETA_MIB_COUNTERS_BASE + i)); | |
508 | } | |
509 | ||
510 | /* Get System Network Statistics */ | |
511 | struct rtnl_link_stats64 *mvneta_get_stats64(struct net_device *dev, | |
512 | struct rtnl_link_stats64 *stats) | |
513 | { | |
514 | struct mvneta_port *pp = netdev_priv(dev); | |
515 | unsigned int start; | |
74c41b04 | 516 | int cpu; |
c5aff182 | 517 | |
74c41b04 | 518 | for_each_possible_cpu(cpu) { |
519 | struct mvneta_pcpu_stats *cpu_stats; | |
520 | u64 rx_packets; | |
521 | u64 rx_bytes; | |
522 | u64 tx_packets; | |
523 | u64 tx_bytes; | |
c5aff182 | 524 | |
74c41b04 | 525 | cpu_stats = per_cpu_ptr(pp->stats, cpu); |
526 | do { | |
57a7744e | 527 | start = u64_stats_fetch_begin_irq(&cpu_stats->syncp); |
74c41b04 | 528 | rx_packets = cpu_stats->rx_packets; |
529 | rx_bytes = cpu_stats->rx_bytes; | |
530 | tx_packets = cpu_stats->tx_packets; | |
531 | tx_bytes = cpu_stats->tx_bytes; | |
57a7744e | 532 | } while (u64_stats_fetch_retry_irq(&cpu_stats->syncp, start)); |
c5aff182 | 533 | |
74c41b04 | 534 | stats->rx_packets += rx_packets; |
535 | stats->rx_bytes += rx_bytes; | |
536 | stats->tx_packets += tx_packets; | |
537 | stats->tx_bytes += tx_bytes; | |
538 | } | |
c5aff182 TP |
539 | |
540 | stats->rx_errors = dev->stats.rx_errors; | |
541 | stats->rx_dropped = dev->stats.rx_dropped; | |
542 | ||
543 | stats->tx_dropped = dev->stats.tx_dropped; | |
544 | ||
545 | return stats; | |
546 | } | |
547 | ||
548 | /* Rx descriptors helper methods */ | |
549 | ||
5428213c | 550 | /* Checks whether the RX descriptor having this status is both the first |
551 | * and the last descriptor for the RX packet. Each RX packet is currently | |
c5aff182 TP |
552 | * received through a single RX descriptor, so not having each RX |
553 | * descriptor with its first and last bits set is an error | |
554 | */ | |
5428213c | 555 | static int mvneta_rxq_desc_is_first_last(u32 status) |
c5aff182 | 556 | { |
5428213c | 557 | return (status & MVNETA_RXD_FIRST_LAST_DESC) == |
c5aff182 TP |
558 | MVNETA_RXD_FIRST_LAST_DESC; |
559 | } | |
560 | ||
561 | /* Add number of descriptors ready to receive new packets */ | |
562 | static void mvneta_rxq_non_occup_desc_add(struct mvneta_port *pp, | |
563 | struct mvneta_rx_queue *rxq, | |
564 | int ndescs) | |
565 | { | |
566 | /* Only MVNETA_RXQ_ADD_NON_OCCUPIED_MAX (255) descriptors can | |
6a20c175 TP |
567 | * be added at once |
568 | */ | |
c5aff182 TP |
569 | while (ndescs > MVNETA_RXQ_ADD_NON_OCCUPIED_MAX) { |
570 | mvreg_write(pp, MVNETA_RXQ_STATUS_UPDATE_REG(rxq->id), | |
571 | (MVNETA_RXQ_ADD_NON_OCCUPIED_MAX << | |
572 | MVNETA_RXQ_ADD_NON_OCCUPIED_SHIFT)); | |
573 | ndescs -= MVNETA_RXQ_ADD_NON_OCCUPIED_MAX; | |
574 | } | |
575 | ||
576 | mvreg_write(pp, MVNETA_RXQ_STATUS_UPDATE_REG(rxq->id), | |
577 | (ndescs << MVNETA_RXQ_ADD_NON_OCCUPIED_SHIFT)); | |
578 | } | |
579 | ||
580 | /* Get number of RX descriptors occupied by received packets */ | |
581 | static int mvneta_rxq_busy_desc_num_get(struct mvneta_port *pp, | |
582 | struct mvneta_rx_queue *rxq) | |
583 | { | |
584 | u32 val; | |
585 | ||
586 | val = mvreg_read(pp, MVNETA_RXQ_STATUS_REG(rxq->id)); | |
587 | return val & MVNETA_RXQ_OCCUPIED_ALL_MASK; | |
588 | } | |
589 | ||
6a20c175 | 590 | /* Update num of rx desc called upon return from rx path or |
c5aff182 TP |
591 | * from mvneta_rxq_drop_pkts(). |
592 | */ | |
593 | static void mvneta_rxq_desc_num_update(struct mvneta_port *pp, | |
594 | struct mvneta_rx_queue *rxq, | |
595 | int rx_done, int rx_filled) | |
596 | { | |
597 | u32 val; | |
598 | ||
599 | if ((rx_done <= 0xff) && (rx_filled <= 0xff)) { | |
600 | val = rx_done | | |
601 | (rx_filled << MVNETA_RXQ_ADD_NON_OCCUPIED_SHIFT); | |
602 | mvreg_write(pp, MVNETA_RXQ_STATUS_UPDATE_REG(rxq->id), val); | |
603 | return; | |
604 | } | |
605 | ||
606 | /* Only 255 descriptors can be added at once */ | |
607 | while ((rx_done > 0) || (rx_filled > 0)) { | |
608 | if (rx_done <= 0xff) { | |
609 | val = rx_done; | |
610 | rx_done = 0; | |
611 | } else { | |
612 | val = 0xff; | |
613 | rx_done -= 0xff; | |
614 | } | |
615 | if (rx_filled <= 0xff) { | |
616 | val |= rx_filled << MVNETA_RXQ_ADD_NON_OCCUPIED_SHIFT; | |
617 | rx_filled = 0; | |
618 | } else { | |
619 | val |= 0xff << MVNETA_RXQ_ADD_NON_OCCUPIED_SHIFT; | |
620 | rx_filled -= 0xff; | |
621 | } | |
622 | mvreg_write(pp, MVNETA_RXQ_STATUS_UPDATE_REG(rxq->id), val); | |
623 | } | |
624 | } | |
625 | ||
626 | /* Get pointer to next RX descriptor to be processed by SW */ | |
627 | static struct mvneta_rx_desc * | |
628 | mvneta_rxq_next_desc_get(struct mvneta_rx_queue *rxq) | |
629 | { | |
630 | int rx_desc = rxq->next_desc_to_proc; | |
631 | ||
632 | rxq->next_desc_to_proc = MVNETA_QUEUE_NEXT_DESC(rxq, rx_desc); | |
34e4179d | 633 | prefetch(rxq->descs + rxq->next_desc_to_proc); |
c5aff182 TP |
634 | return rxq->descs + rx_desc; |
635 | } | |
636 | ||
637 | /* Change maximum receive size of the port. */ | |
638 | static void mvneta_max_rx_size_set(struct mvneta_port *pp, int max_rx_size) | |
639 | { | |
640 | u32 val; | |
641 | ||
642 | val = mvreg_read(pp, MVNETA_GMAC_CTRL_0); | |
643 | val &= ~MVNETA_GMAC_MAX_RX_SIZE_MASK; | |
644 | val |= ((max_rx_size - MVNETA_MH_SIZE) / 2) << | |
645 | MVNETA_GMAC_MAX_RX_SIZE_SHIFT; | |
646 | mvreg_write(pp, MVNETA_GMAC_CTRL_0, val); | |
647 | } | |
648 | ||
649 | ||
650 | /* Set rx queue offset */ | |
651 | static void mvneta_rxq_offset_set(struct mvneta_port *pp, | |
652 | struct mvneta_rx_queue *rxq, | |
653 | int offset) | |
654 | { | |
655 | u32 val; | |
656 | ||
657 | val = mvreg_read(pp, MVNETA_RXQ_CONFIG_REG(rxq->id)); | |
658 | val &= ~MVNETA_RXQ_PKT_OFFSET_ALL_MASK; | |
659 | ||
660 | /* Offset is in */ | |
661 | val |= MVNETA_RXQ_PKT_OFFSET_MASK(offset >> 3); | |
662 | mvreg_write(pp, MVNETA_RXQ_CONFIG_REG(rxq->id), val); | |
663 | } | |
664 | ||
665 | ||
666 | /* Tx descriptors helper methods */ | |
667 | ||
668 | /* Update HW with number of TX descriptors to be sent */ | |
669 | static void mvneta_txq_pend_desc_add(struct mvneta_port *pp, | |
670 | struct mvneta_tx_queue *txq, | |
671 | int pend_desc) | |
672 | { | |
673 | u32 val; | |
674 | ||
675 | /* Only 255 descriptors can be added at once ; Assume caller | |
6a20c175 TP |
676 | * process TX desriptors in quanta less than 256 |
677 | */ | |
c5aff182 TP |
678 | val = pend_desc; |
679 | mvreg_write(pp, MVNETA_TXQ_UPDATE_REG(txq->id), val); | |
680 | } | |
681 | ||
682 | /* Get pointer to next TX descriptor to be processed (send) by HW */ | |
683 | static struct mvneta_tx_desc * | |
684 | mvneta_txq_next_desc_get(struct mvneta_tx_queue *txq) | |
685 | { | |
686 | int tx_desc = txq->next_desc_to_proc; | |
687 | ||
688 | txq->next_desc_to_proc = MVNETA_QUEUE_NEXT_DESC(txq, tx_desc); | |
689 | return txq->descs + tx_desc; | |
690 | } | |
691 | ||
692 | /* Release the last allocated TX descriptor. Useful to handle DMA | |
6a20c175 TP |
693 | * mapping failures in the TX path. |
694 | */ | |
c5aff182 TP |
695 | static void mvneta_txq_desc_put(struct mvneta_tx_queue *txq) |
696 | { | |
697 | if (txq->next_desc_to_proc == 0) | |
698 | txq->next_desc_to_proc = txq->last_desc - 1; | |
699 | else | |
700 | txq->next_desc_to_proc--; | |
701 | } | |
702 | ||
703 | /* Set rxq buf size */ | |
704 | static void mvneta_rxq_buf_size_set(struct mvneta_port *pp, | |
705 | struct mvneta_rx_queue *rxq, | |
706 | int buf_size) | |
707 | { | |
708 | u32 val; | |
709 | ||
710 | val = mvreg_read(pp, MVNETA_RXQ_SIZE_REG(rxq->id)); | |
711 | ||
712 | val &= ~MVNETA_RXQ_BUF_SIZE_MASK; | |
713 | val |= ((buf_size >> 3) << MVNETA_RXQ_BUF_SIZE_SHIFT); | |
714 | ||
715 | mvreg_write(pp, MVNETA_RXQ_SIZE_REG(rxq->id), val); | |
716 | } | |
717 | ||
718 | /* Disable buffer management (BM) */ | |
719 | static void mvneta_rxq_bm_disable(struct mvneta_port *pp, | |
720 | struct mvneta_rx_queue *rxq) | |
721 | { | |
722 | u32 val; | |
723 | ||
724 | val = mvreg_read(pp, MVNETA_RXQ_CONFIG_REG(rxq->id)); | |
725 | val &= ~MVNETA_RXQ_HW_BUF_ALLOC; | |
726 | mvreg_write(pp, MVNETA_RXQ_CONFIG_REG(rxq->id), val); | |
727 | } | |
728 | ||
c5aff182 TP |
729 | /* Start the Ethernet port RX and TX activity */ |
730 | static void mvneta_port_up(struct mvneta_port *pp) | |
731 | { | |
732 | int queue; | |
733 | u32 q_map; | |
734 | ||
735 | /* Enable all initialized TXs. */ | |
736 | mvneta_mib_counters_clear(pp); | |
737 | q_map = 0; | |
738 | for (queue = 0; queue < txq_number; queue++) { | |
739 | struct mvneta_tx_queue *txq = &pp->txqs[queue]; | |
740 | if (txq->descs != NULL) | |
741 | q_map |= (1 << queue); | |
742 | } | |
743 | mvreg_write(pp, MVNETA_TXQ_CMD, q_map); | |
744 | ||
745 | /* Enable all initialized RXQs. */ | |
746 | q_map = 0; | |
747 | for (queue = 0; queue < rxq_number; queue++) { | |
748 | struct mvneta_rx_queue *rxq = &pp->rxqs[queue]; | |
749 | if (rxq->descs != NULL) | |
750 | q_map |= (1 << queue); | |
751 | } | |
752 | ||
753 | mvreg_write(pp, MVNETA_RXQ_CMD, q_map); | |
754 | } | |
755 | ||
756 | /* Stop the Ethernet port activity */ | |
757 | static void mvneta_port_down(struct mvneta_port *pp) | |
758 | { | |
759 | u32 val; | |
760 | int count; | |
761 | ||
762 | /* Stop Rx port activity. Check port Rx activity. */ | |
763 | val = mvreg_read(pp, MVNETA_RXQ_CMD) & MVNETA_RXQ_ENABLE_MASK; | |
764 | ||
765 | /* Issue stop command for active channels only */ | |
766 | if (val != 0) | |
767 | mvreg_write(pp, MVNETA_RXQ_CMD, | |
768 | val << MVNETA_RXQ_DISABLE_SHIFT); | |
769 | ||
770 | /* Wait for all Rx activity to terminate. */ | |
771 | count = 0; | |
772 | do { | |
773 | if (count++ >= MVNETA_RX_DISABLE_TIMEOUT_MSEC) { | |
774 | netdev_warn(pp->dev, | |
775 | "TIMEOUT for RX stopped ! rx_queue_cmd: 0x08%x\n", | |
776 | val); | |
777 | break; | |
778 | } | |
779 | mdelay(1); | |
780 | ||
781 | val = mvreg_read(pp, MVNETA_RXQ_CMD); | |
782 | } while (val & 0xff); | |
783 | ||
784 | /* Stop Tx port activity. Check port Tx activity. Issue stop | |
6a20c175 TP |
785 | * command for active channels only |
786 | */ | |
c5aff182 TP |
787 | val = (mvreg_read(pp, MVNETA_TXQ_CMD)) & MVNETA_TXQ_ENABLE_MASK; |
788 | ||
789 | if (val != 0) | |
790 | mvreg_write(pp, MVNETA_TXQ_CMD, | |
791 | (val << MVNETA_TXQ_DISABLE_SHIFT)); | |
792 | ||
793 | /* Wait for all Tx activity to terminate. */ | |
794 | count = 0; | |
795 | do { | |
796 | if (count++ >= MVNETA_TX_DISABLE_TIMEOUT_MSEC) { | |
797 | netdev_warn(pp->dev, | |
798 | "TIMEOUT for TX stopped status=0x%08x\n", | |
799 | val); | |
800 | break; | |
801 | } | |
802 | mdelay(1); | |
803 | ||
804 | /* Check TX Command reg that all Txqs are stopped */ | |
805 | val = mvreg_read(pp, MVNETA_TXQ_CMD); | |
806 | ||
807 | } while (val & 0xff); | |
808 | ||
809 | /* Double check to verify that TX FIFO is empty */ | |
810 | count = 0; | |
811 | do { | |
812 | if (count++ >= MVNETA_TX_FIFO_EMPTY_TIMEOUT) { | |
813 | netdev_warn(pp->dev, | |
814 | "TX FIFO empty timeout status=0x08%x\n", | |
815 | val); | |
816 | break; | |
817 | } | |
818 | mdelay(1); | |
819 | ||
820 | val = mvreg_read(pp, MVNETA_PORT_STATUS); | |
821 | } while (!(val & MVNETA_TX_FIFO_EMPTY) && | |
822 | (val & MVNETA_TX_IN_PRGRS)); | |
823 | ||
824 | udelay(200); | |
825 | } | |
826 | ||
827 | /* Enable the port by setting the port enable bit of the MAC control register */ | |
828 | static void mvneta_port_enable(struct mvneta_port *pp) | |
829 | { | |
830 | u32 val; | |
831 | ||
832 | /* Enable port */ | |
833 | val = mvreg_read(pp, MVNETA_GMAC_CTRL_0); | |
834 | val |= MVNETA_GMAC0_PORT_ENABLE; | |
835 | mvreg_write(pp, MVNETA_GMAC_CTRL_0, val); | |
836 | } | |
837 | ||
838 | /* Disable the port and wait for about 200 usec before retuning */ | |
839 | static void mvneta_port_disable(struct mvneta_port *pp) | |
840 | { | |
841 | u32 val; | |
842 | ||
843 | /* Reset the Enable bit in the Serial Control Register */ | |
844 | val = mvreg_read(pp, MVNETA_GMAC_CTRL_0); | |
845 | val &= ~MVNETA_GMAC0_PORT_ENABLE; | |
846 | mvreg_write(pp, MVNETA_GMAC_CTRL_0, val); | |
847 | ||
848 | udelay(200); | |
849 | } | |
850 | ||
851 | /* Multicast tables methods */ | |
852 | ||
853 | /* Set all entries in Unicast MAC Table; queue==-1 means reject all */ | |
854 | static void mvneta_set_ucast_table(struct mvneta_port *pp, int queue) | |
855 | { | |
856 | int offset; | |
857 | u32 val; | |
858 | ||
859 | if (queue == -1) { | |
860 | val = 0; | |
861 | } else { | |
862 | val = 0x1 | (queue << 1); | |
863 | val |= (val << 24) | (val << 16) | (val << 8); | |
864 | } | |
865 | ||
866 | for (offset = 0; offset <= 0xc; offset += 4) | |
867 | mvreg_write(pp, MVNETA_DA_FILT_UCAST_BASE + offset, val); | |
868 | } | |
869 | ||
870 | /* Set all entries in Special Multicast MAC Table; queue==-1 means reject all */ | |
871 | static void mvneta_set_special_mcast_table(struct mvneta_port *pp, int queue) | |
872 | { | |
873 | int offset; | |
874 | u32 val; | |
875 | ||
876 | if (queue == -1) { | |
877 | val = 0; | |
878 | } else { | |
879 | val = 0x1 | (queue << 1); | |
880 | val |= (val << 24) | (val << 16) | (val << 8); | |
881 | } | |
882 | ||
883 | for (offset = 0; offset <= 0xfc; offset += 4) | |
884 | mvreg_write(pp, MVNETA_DA_FILT_SPEC_MCAST + offset, val); | |
885 | ||
886 | } | |
887 | ||
888 | /* Set all entries in Other Multicast MAC Table. queue==-1 means reject all */ | |
889 | static void mvneta_set_other_mcast_table(struct mvneta_port *pp, int queue) | |
890 | { | |
891 | int offset; | |
892 | u32 val; | |
893 | ||
894 | if (queue == -1) { | |
895 | memset(pp->mcast_count, 0, sizeof(pp->mcast_count)); | |
896 | val = 0; | |
897 | } else { | |
898 | memset(pp->mcast_count, 1, sizeof(pp->mcast_count)); | |
899 | val = 0x1 | (queue << 1); | |
900 | val |= (val << 24) | (val << 16) | (val << 8); | |
901 | } | |
902 | ||
903 | for (offset = 0; offset <= 0xfc; offset += 4) | |
904 | mvreg_write(pp, MVNETA_DA_FILT_OTH_MCAST + offset, val); | |
905 | } | |
906 | ||
907 | /* This method sets defaults to the NETA port: | |
908 | * Clears interrupt Cause and Mask registers. | |
909 | * Clears all MAC tables. | |
910 | * Sets defaults to all registers. | |
911 | * Resets RX and TX descriptor rings. | |
912 | * Resets PHY. | |
913 | * This method can be called after mvneta_port_down() to return the port | |
914 | * settings to defaults. | |
915 | */ | |
916 | static void mvneta_defaults_set(struct mvneta_port *pp) | |
917 | { | |
918 | int cpu; | |
919 | int queue; | |
920 | u32 val; | |
921 | ||
922 | /* Clear all Cause registers */ | |
923 | mvreg_write(pp, MVNETA_INTR_NEW_CAUSE, 0); | |
924 | mvreg_write(pp, MVNETA_INTR_OLD_CAUSE, 0); | |
925 | mvreg_write(pp, MVNETA_INTR_MISC_CAUSE, 0); | |
926 | ||
927 | /* Mask all interrupts */ | |
928 | mvreg_write(pp, MVNETA_INTR_NEW_MASK, 0); | |
929 | mvreg_write(pp, MVNETA_INTR_OLD_MASK, 0); | |
930 | mvreg_write(pp, MVNETA_INTR_MISC_MASK, 0); | |
931 | mvreg_write(pp, MVNETA_INTR_ENABLE, 0); | |
932 | ||
933 | /* Enable MBUS Retry bit16 */ | |
934 | mvreg_write(pp, MVNETA_MBUS_RETRY, 0x20); | |
935 | ||
936 | /* Set CPU queue access map - all CPUs have access to all RX | |
6a20c175 TP |
937 | * queues and to all TX queues |
938 | */ | |
c5aff182 TP |
939 | for (cpu = 0; cpu < CONFIG_NR_CPUS; cpu++) |
940 | mvreg_write(pp, MVNETA_CPU_MAP(cpu), | |
941 | (MVNETA_CPU_RXQ_ACCESS_ALL_MASK | | |
942 | MVNETA_CPU_TXQ_ACCESS_ALL_MASK)); | |
943 | ||
944 | /* Reset RX and TX DMAs */ | |
945 | mvreg_write(pp, MVNETA_PORT_RX_RESET, MVNETA_PORT_RX_DMA_RESET); | |
946 | mvreg_write(pp, MVNETA_PORT_TX_RESET, MVNETA_PORT_TX_DMA_RESET); | |
947 | ||
948 | /* Disable Legacy WRR, Disable EJP, Release from reset */ | |
949 | mvreg_write(pp, MVNETA_TXQ_CMD_1, 0); | |
950 | for (queue = 0; queue < txq_number; queue++) { | |
951 | mvreg_write(pp, MVETH_TXQ_TOKEN_COUNT_REG(queue), 0); | |
952 | mvreg_write(pp, MVETH_TXQ_TOKEN_CFG_REG(queue), 0); | |
953 | } | |
954 | ||
955 | mvreg_write(pp, MVNETA_PORT_TX_RESET, 0); | |
956 | mvreg_write(pp, MVNETA_PORT_RX_RESET, 0); | |
957 | ||
958 | /* Set Port Acceleration Mode */ | |
959 | val = MVNETA_ACC_MODE_EXT; | |
960 | mvreg_write(pp, MVNETA_ACC_MODE, val); | |
961 | ||
962 | /* Update val of portCfg register accordingly with all RxQueue types */ | |
963 | val = MVNETA_PORT_CONFIG_DEFL_VALUE(rxq_def); | |
964 | mvreg_write(pp, MVNETA_PORT_CONFIG, val); | |
965 | ||
966 | val = 0; | |
967 | mvreg_write(pp, MVNETA_PORT_CONFIG_EXTEND, val); | |
968 | mvreg_write(pp, MVNETA_RX_MIN_FRAME_SIZE, 64); | |
969 | ||
970 | /* Build PORT_SDMA_CONFIG_REG */ | |
971 | val = 0; | |
972 | ||
973 | /* Default burst size */ | |
974 | val |= MVNETA_TX_BRST_SZ_MASK(MVNETA_SDMA_BRST_SIZE_16); | |
975 | val |= MVNETA_RX_BRST_SZ_MASK(MVNETA_SDMA_BRST_SIZE_16); | |
9ad8fef6 | 976 | val |= MVNETA_RX_NO_DATA_SWAP | MVNETA_TX_NO_DATA_SWAP; |
c5aff182 | 977 | |
9ad8fef6 TP |
978 | #if defined(__BIG_ENDIAN) |
979 | val |= MVNETA_DESC_SWAP; | |
980 | #endif | |
c5aff182 TP |
981 | |
982 | /* Assign port SDMA configuration */ | |
983 | mvreg_write(pp, MVNETA_SDMA_CONFIG, val); | |
984 | ||
71408602 TP |
985 | /* Disable PHY polling in hardware, since we're using the |
986 | * kernel phylib to do this. | |
987 | */ | |
988 | val = mvreg_read(pp, MVNETA_UNIT_CONTROL); | |
989 | val &= ~MVNETA_PHY_POLLING_ENABLE; | |
990 | mvreg_write(pp, MVNETA_UNIT_CONTROL, val); | |
991 | ||
c5aff182 TP |
992 | mvneta_set_ucast_table(pp, -1); |
993 | mvneta_set_special_mcast_table(pp, -1); | |
994 | mvneta_set_other_mcast_table(pp, -1); | |
995 | ||
996 | /* Set port interrupt enable register - default enable all */ | |
997 | mvreg_write(pp, MVNETA_INTR_ENABLE, | |
998 | (MVNETA_RXQ_INTR_ENABLE_ALL_MASK | |
999 | | MVNETA_TXQ_INTR_ENABLE_ALL_MASK)); | |
1000 | } | |
1001 | ||
1002 | /* Set max sizes for tx queues */ | |
1003 | static void mvneta_txq_max_tx_size_set(struct mvneta_port *pp, int max_tx_size) | |
1004 | ||
1005 | { | |
1006 | u32 val, size, mtu; | |
1007 | int queue; | |
1008 | ||
1009 | mtu = max_tx_size * 8; | |
1010 | if (mtu > MVNETA_TX_MTU_MAX) | |
1011 | mtu = MVNETA_TX_MTU_MAX; | |
1012 | ||
1013 | /* Set MTU */ | |
1014 | val = mvreg_read(pp, MVNETA_TX_MTU); | |
1015 | val &= ~MVNETA_TX_MTU_MAX; | |
1016 | val |= mtu; | |
1017 | mvreg_write(pp, MVNETA_TX_MTU, val); | |
1018 | ||
1019 | /* TX token size and all TXQs token size must be larger that MTU */ | |
1020 | val = mvreg_read(pp, MVNETA_TX_TOKEN_SIZE); | |
1021 | ||
1022 | size = val & MVNETA_TX_TOKEN_SIZE_MAX; | |
1023 | if (size < mtu) { | |
1024 | size = mtu; | |
1025 | val &= ~MVNETA_TX_TOKEN_SIZE_MAX; | |
1026 | val |= size; | |
1027 | mvreg_write(pp, MVNETA_TX_TOKEN_SIZE, val); | |
1028 | } | |
1029 | for (queue = 0; queue < txq_number; queue++) { | |
1030 | val = mvreg_read(pp, MVNETA_TXQ_TOKEN_SIZE_REG(queue)); | |
1031 | ||
1032 | size = val & MVNETA_TXQ_TOKEN_SIZE_MAX; | |
1033 | if (size < mtu) { | |
1034 | size = mtu; | |
1035 | val &= ~MVNETA_TXQ_TOKEN_SIZE_MAX; | |
1036 | val |= size; | |
1037 | mvreg_write(pp, MVNETA_TXQ_TOKEN_SIZE_REG(queue), val); | |
1038 | } | |
1039 | } | |
1040 | } | |
1041 | ||
1042 | /* Set unicast address */ | |
1043 | static void mvneta_set_ucast_addr(struct mvneta_port *pp, u8 last_nibble, | |
1044 | int queue) | |
1045 | { | |
1046 | unsigned int unicast_reg; | |
1047 | unsigned int tbl_offset; | |
1048 | unsigned int reg_offset; | |
1049 | ||
1050 | /* Locate the Unicast table entry */ | |
1051 | last_nibble = (0xf & last_nibble); | |
1052 | ||
1053 | /* offset from unicast tbl base */ | |
1054 | tbl_offset = (last_nibble / 4) * 4; | |
1055 | ||
1056 | /* offset within the above reg */ | |
1057 | reg_offset = last_nibble % 4; | |
1058 | ||
1059 | unicast_reg = mvreg_read(pp, (MVNETA_DA_FILT_UCAST_BASE + tbl_offset)); | |
1060 | ||
1061 | if (queue == -1) { | |
1062 | /* Clear accepts frame bit at specified unicast DA tbl entry */ | |
1063 | unicast_reg &= ~(0xff << (8 * reg_offset)); | |
1064 | } else { | |
1065 | unicast_reg &= ~(0xff << (8 * reg_offset)); | |
1066 | unicast_reg |= ((0x01 | (queue << 1)) << (8 * reg_offset)); | |
1067 | } | |
1068 | ||
1069 | mvreg_write(pp, (MVNETA_DA_FILT_UCAST_BASE + tbl_offset), unicast_reg); | |
1070 | } | |
1071 | ||
1072 | /* Set mac address */ | |
1073 | static void mvneta_mac_addr_set(struct mvneta_port *pp, unsigned char *addr, | |
1074 | int queue) | |
1075 | { | |
1076 | unsigned int mac_h; | |
1077 | unsigned int mac_l; | |
1078 | ||
1079 | if (queue != -1) { | |
1080 | mac_l = (addr[4] << 8) | (addr[5]); | |
1081 | mac_h = (addr[0] << 24) | (addr[1] << 16) | | |
1082 | (addr[2] << 8) | (addr[3] << 0); | |
1083 | ||
1084 | mvreg_write(pp, MVNETA_MAC_ADDR_LOW, mac_l); | |
1085 | mvreg_write(pp, MVNETA_MAC_ADDR_HIGH, mac_h); | |
1086 | } | |
1087 | ||
1088 | /* Accept frames of this address */ | |
1089 | mvneta_set_ucast_addr(pp, addr[5], queue); | |
1090 | } | |
1091 | ||
6a20c175 TP |
1092 | /* Set the number of packets that will be received before RX interrupt |
1093 | * will be generated by HW. | |
c5aff182 TP |
1094 | */ |
1095 | static void mvneta_rx_pkts_coal_set(struct mvneta_port *pp, | |
1096 | struct mvneta_rx_queue *rxq, u32 value) | |
1097 | { | |
1098 | mvreg_write(pp, MVNETA_RXQ_THRESHOLD_REG(rxq->id), | |
1099 | value | MVNETA_RXQ_NON_OCCUPIED(0)); | |
1100 | rxq->pkts_coal = value; | |
1101 | } | |
1102 | ||
6a20c175 TP |
1103 | /* Set the time delay in usec before RX interrupt will be generated by |
1104 | * HW. | |
c5aff182 TP |
1105 | */ |
1106 | static void mvneta_rx_time_coal_set(struct mvneta_port *pp, | |
1107 | struct mvneta_rx_queue *rxq, u32 value) | |
1108 | { | |
189dd626 TP |
1109 | u32 val; |
1110 | unsigned long clk_rate; | |
1111 | ||
1112 | clk_rate = clk_get_rate(pp->clk); | |
1113 | val = (clk_rate / 1000000) * value; | |
c5aff182 TP |
1114 | |
1115 | mvreg_write(pp, MVNETA_RXQ_TIME_COAL_REG(rxq->id), val); | |
1116 | rxq->time_coal = value; | |
1117 | } | |
1118 | ||
1119 | /* Set threshold for TX_DONE pkts coalescing */ | |
1120 | static void mvneta_tx_done_pkts_coal_set(struct mvneta_port *pp, | |
1121 | struct mvneta_tx_queue *txq, u32 value) | |
1122 | { | |
1123 | u32 val; | |
1124 | ||
1125 | val = mvreg_read(pp, MVNETA_TXQ_SIZE_REG(txq->id)); | |
1126 | ||
1127 | val &= ~MVNETA_TXQ_SENT_THRESH_ALL_MASK; | |
1128 | val |= MVNETA_TXQ_SENT_THRESH_MASK(value); | |
1129 | ||
1130 | mvreg_write(pp, MVNETA_TXQ_SIZE_REG(txq->id), val); | |
1131 | ||
1132 | txq->done_pkts_coal = value; | |
1133 | } | |
1134 | ||
c5aff182 TP |
1135 | /* Handle rx descriptor fill by setting buf_cookie and buf_phys_addr */ |
1136 | static void mvneta_rx_desc_fill(struct mvneta_rx_desc *rx_desc, | |
1137 | u32 phys_addr, u32 cookie) | |
1138 | { | |
1139 | rx_desc->buf_cookie = cookie; | |
1140 | rx_desc->buf_phys_addr = phys_addr; | |
1141 | } | |
1142 | ||
1143 | /* Decrement sent descriptors counter */ | |
1144 | static void mvneta_txq_sent_desc_dec(struct mvneta_port *pp, | |
1145 | struct mvneta_tx_queue *txq, | |
1146 | int sent_desc) | |
1147 | { | |
1148 | u32 val; | |
1149 | ||
1150 | /* Only 255 TX descriptors can be updated at once */ | |
1151 | while (sent_desc > 0xff) { | |
1152 | val = 0xff << MVNETA_TXQ_DEC_SENT_SHIFT; | |
1153 | mvreg_write(pp, MVNETA_TXQ_UPDATE_REG(txq->id), val); | |
1154 | sent_desc = sent_desc - 0xff; | |
1155 | } | |
1156 | ||
1157 | val = sent_desc << MVNETA_TXQ_DEC_SENT_SHIFT; | |
1158 | mvreg_write(pp, MVNETA_TXQ_UPDATE_REG(txq->id), val); | |
1159 | } | |
1160 | ||
1161 | /* Get number of TX descriptors already sent by HW */ | |
1162 | static int mvneta_txq_sent_desc_num_get(struct mvneta_port *pp, | |
1163 | struct mvneta_tx_queue *txq) | |
1164 | { | |
1165 | u32 val; | |
1166 | int sent_desc; | |
1167 | ||
1168 | val = mvreg_read(pp, MVNETA_TXQ_STATUS_REG(txq->id)); | |
1169 | sent_desc = (val & MVNETA_TXQ_SENT_DESC_MASK) >> | |
1170 | MVNETA_TXQ_SENT_DESC_SHIFT; | |
1171 | ||
1172 | return sent_desc; | |
1173 | } | |
1174 | ||
6a20c175 | 1175 | /* Get number of sent descriptors and decrement counter. |
c5aff182 TP |
1176 | * The number of sent descriptors is returned. |
1177 | */ | |
1178 | static int mvneta_txq_sent_desc_proc(struct mvneta_port *pp, | |
1179 | struct mvneta_tx_queue *txq) | |
1180 | { | |
1181 | int sent_desc; | |
1182 | ||
1183 | /* Get number of sent descriptors */ | |
1184 | sent_desc = mvneta_txq_sent_desc_num_get(pp, txq); | |
1185 | ||
1186 | /* Decrement sent descriptors counter */ | |
1187 | if (sent_desc) | |
1188 | mvneta_txq_sent_desc_dec(pp, txq, sent_desc); | |
1189 | ||
1190 | return sent_desc; | |
1191 | } | |
1192 | ||
1193 | /* Set TXQ descriptors fields relevant for CSUM calculation */ | |
1194 | static u32 mvneta_txq_desc_csum(int l3_offs, int l3_proto, | |
1195 | int ip_hdr_len, int l4_proto) | |
1196 | { | |
1197 | u32 command; | |
1198 | ||
1199 | /* Fields: L3_offset, IP_hdrlen, L3_type, G_IPv4_chk, | |
6a20c175 TP |
1200 | * G_L4_chk, L4_type; required only for checksum |
1201 | * calculation | |
1202 | */ | |
c5aff182 TP |
1203 | command = l3_offs << MVNETA_TX_L3_OFF_SHIFT; |
1204 | command |= ip_hdr_len << MVNETA_TX_IP_HLEN_SHIFT; | |
1205 | ||
1206 | if (l3_proto == swab16(ETH_P_IP)) | |
1207 | command |= MVNETA_TXD_IP_CSUM; | |
1208 | else | |
1209 | command |= MVNETA_TX_L3_IP6; | |
1210 | ||
1211 | if (l4_proto == IPPROTO_TCP) | |
1212 | command |= MVNETA_TX_L4_CSUM_FULL; | |
1213 | else if (l4_proto == IPPROTO_UDP) | |
1214 | command |= MVNETA_TX_L4_UDP | MVNETA_TX_L4_CSUM_FULL; | |
1215 | else | |
1216 | command |= MVNETA_TX_L4_CSUM_NOT; | |
1217 | ||
1218 | return command; | |
1219 | } | |
1220 | ||
1221 | ||
1222 | /* Display more error info */ | |
1223 | static void mvneta_rx_error(struct mvneta_port *pp, | |
1224 | struct mvneta_rx_desc *rx_desc) | |
1225 | { | |
1226 | u32 status = rx_desc->status; | |
1227 | ||
5428213c | 1228 | if (!mvneta_rxq_desc_is_first_last(status)) { |
c5aff182 TP |
1229 | netdev_err(pp->dev, |
1230 | "bad rx status %08x (buffer oversize), size=%d\n", | |
5428213c | 1231 | status, rx_desc->data_size); |
c5aff182 TP |
1232 | return; |
1233 | } | |
1234 | ||
1235 | switch (status & MVNETA_RXD_ERR_CODE_MASK) { | |
1236 | case MVNETA_RXD_ERR_CRC: | |
1237 | netdev_err(pp->dev, "bad rx status %08x (crc error), size=%d\n", | |
1238 | status, rx_desc->data_size); | |
1239 | break; | |
1240 | case MVNETA_RXD_ERR_OVERRUN: | |
1241 | netdev_err(pp->dev, "bad rx status %08x (overrun error), size=%d\n", | |
1242 | status, rx_desc->data_size); | |
1243 | break; | |
1244 | case MVNETA_RXD_ERR_LEN: | |
1245 | netdev_err(pp->dev, "bad rx status %08x (max frame length error), size=%d\n", | |
1246 | status, rx_desc->data_size); | |
1247 | break; | |
1248 | case MVNETA_RXD_ERR_RESOURCE: | |
1249 | netdev_err(pp->dev, "bad rx status %08x (resource error), size=%d\n", | |
1250 | status, rx_desc->data_size); | |
1251 | break; | |
1252 | } | |
1253 | } | |
1254 | ||
5428213c | 1255 | /* Handle RX checksum offload based on the descriptor's status */ |
1256 | static void mvneta_rx_csum(struct mvneta_port *pp, u32 status, | |
c5aff182 TP |
1257 | struct sk_buff *skb) |
1258 | { | |
5428213c | 1259 | if ((status & MVNETA_RXD_L3_IP4) && |
1260 | (status & MVNETA_RXD_L4_CSUM_OK)) { | |
c5aff182 TP |
1261 | skb->csum = 0; |
1262 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
1263 | return; | |
1264 | } | |
1265 | ||
1266 | skb->ip_summed = CHECKSUM_NONE; | |
1267 | } | |
1268 | ||
6c498974 | 1269 | /* Return tx queue pointer (find last set bit) according to <cause> returned |
1270 | * form tx_done reg. <cause> must not be null. The return value is always a | |
1271 | * valid queue for matching the first one found in <cause>. | |
1272 | */ | |
c5aff182 TP |
1273 | static struct mvneta_tx_queue *mvneta_tx_done_policy(struct mvneta_port *pp, |
1274 | u32 cause) | |
1275 | { | |
1276 | int queue = fls(cause) - 1; | |
1277 | ||
6c498974 | 1278 | return &pp->txqs[queue]; |
c5aff182 TP |
1279 | } |
1280 | ||
1281 | /* Free tx queue skbuffs */ | |
1282 | static void mvneta_txq_bufs_free(struct mvneta_port *pp, | |
1283 | struct mvneta_tx_queue *txq, int num) | |
1284 | { | |
1285 | int i; | |
1286 | ||
1287 | for (i = 0; i < num; i++) { | |
1288 | struct mvneta_tx_desc *tx_desc = txq->descs + | |
1289 | txq->txq_get_index; | |
1290 | struct sk_buff *skb = txq->tx_skb[txq->txq_get_index]; | |
1291 | ||
1292 | mvneta_txq_inc_get(txq); | |
1293 | ||
c5aff182 TP |
1294 | dma_unmap_single(pp->dev->dev.parent, tx_desc->buf_phys_addr, |
1295 | tx_desc->data_size, DMA_TO_DEVICE); | |
ba7e46ef EG |
1296 | if (!skb) |
1297 | continue; | |
c5aff182 TP |
1298 | dev_kfree_skb_any(skb); |
1299 | } | |
1300 | } | |
1301 | ||
1302 | /* Handle end of transmission */ | |
cd713199 | 1303 | static void mvneta_txq_done(struct mvneta_port *pp, |
c5aff182 TP |
1304 | struct mvneta_tx_queue *txq) |
1305 | { | |
1306 | struct netdev_queue *nq = netdev_get_tx_queue(pp->dev, txq->id); | |
1307 | int tx_done; | |
1308 | ||
1309 | tx_done = mvneta_txq_sent_desc_proc(pp, txq); | |
cd713199 AE |
1310 | if (!tx_done) |
1311 | return; | |
1312 | ||
c5aff182 TP |
1313 | mvneta_txq_bufs_free(pp, txq, tx_done); |
1314 | ||
1315 | txq->count -= tx_done; | |
1316 | ||
1317 | if (netif_tx_queue_stopped(nq)) { | |
8eef5f97 | 1318 | if (txq->count <= txq->tx_wake_threshold) |
c5aff182 TP |
1319 | netif_tx_wake_queue(nq); |
1320 | } | |
c5aff182 TP |
1321 | } |
1322 | ||
8ec2cd48 | 1323 | static void *mvneta_frag_alloc(const struct mvneta_port *pp) |
1324 | { | |
1325 | if (likely(pp->frag_size <= PAGE_SIZE)) | |
1326 | return netdev_alloc_frag(pp->frag_size); | |
1327 | else | |
1328 | return kmalloc(pp->frag_size, GFP_ATOMIC); | |
1329 | } | |
1330 | ||
1331 | static void mvneta_frag_free(const struct mvneta_port *pp, void *data) | |
1332 | { | |
1333 | if (likely(pp->frag_size <= PAGE_SIZE)) | |
1334 | put_page(virt_to_head_page(data)); | |
1335 | else | |
1336 | kfree(data); | |
1337 | } | |
1338 | ||
c5aff182 TP |
1339 | /* Refill processing */ |
1340 | static int mvneta_rx_refill(struct mvneta_port *pp, | |
1341 | struct mvneta_rx_desc *rx_desc) | |
1342 | ||
1343 | { | |
1344 | dma_addr_t phys_addr; | |
8ec2cd48 | 1345 | void *data; |
c5aff182 | 1346 | |
8ec2cd48 | 1347 | data = mvneta_frag_alloc(pp); |
1348 | if (!data) | |
c5aff182 TP |
1349 | return -ENOMEM; |
1350 | ||
8ec2cd48 | 1351 | phys_addr = dma_map_single(pp->dev->dev.parent, data, |
c5aff182 TP |
1352 | MVNETA_RX_BUF_SIZE(pp->pkt_size), |
1353 | DMA_FROM_DEVICE); | |
1354 | if (unlikely(dma_mapping_error(pp->dev->dev.parent, phys_addr))) { | |
8ec2cd48 | 1355 | mvneta_frag_free(pp, data); |
c5aff182 TP |
1356 | return -ENOMEM; |
1357 | } | |
1358 | ||
8ec2cd48 | 1359 | mvneta_rx_desc_fill(rx_desc, phys_addr, (u32)data); |
c5aff182 TP |
1360 | return 0; |
1361 | } | |
1362 | ||
1363 | /* Handle tx checksum */ | |
1364 | static u32 mvneta_skb_tx_csum(struct mvneta_port *pp, struct sk_buff *skb) | |
1365 | { | |
1366 | if (skb->ip_summed == CHECKSUM_PARTIAL) { | |
1367 | int ip_hdr_len = 0; | |
1368 | u8 l4_proto; | |
1369 | ||
1370 | if (skb->protocol == htons(ETH_P_IP)) { | |
1371 | struct iphdr *ip4h = ip_hdr(skb); | |
1372 | ||
1373 | /* Calculate IPv4 checksum and L4 checksum */ | |
1374 | ip_hdr_len = ip4h->ihl; | |
1375 | l4_proto = ip4h->protocol; | |
1376 | } else if (skb->protocol == htons(ETH_P_IPV6)) { | |
1377 | struct ipv6hdr *ip6h = ipv6_hdr(skb); | |
1378 | ||
1379 | /* Read l4_protocol from one of IPv6 extra headers */ | |
1380 | if (skb_network_header_len(skb) > 0) | |
1381 | ip_hdr_len = (skb_network_header_len(skb) >> 2); | |
1382 | l4_proto = ip6h->nexthdr; | |
1383 | } else | |
1384 | return MVNETA_TX_L4_CSUM_NOT; | |
1385 | ||
1386 | return mvneta_txq_desc_csum(skb_network_offset(skb), | |
1387 | skb->protocol, ip_hdr_len, l4_proto); | |
1388 | } | |
1389 | ||
1390 | return MVNETA_TX_L4_CSUM_NOT; | |
1391 | } | |
1392 | ||
6a20c175 | 1393 | /* Returns rx queue pointer (find last set bit) according to causeRxTx |
c5aff182 TP |
1394 | * value |
1395 | */ | |
1396 | static struct mvneta_rx_queue *mvneta_rx_policy(struct mvneta_port *pp, | |
1397 | u32 cause) | |
1398 | { | |
1399 | int queue = fls(cause >> 8) - 1; | |
1400 | ||
1401 | return (queue < 0 || queue >= rxq_number) ? NULL : &pp->rxqs[queue]; | |
1402 | } | |
1403 | ||
1404 | /* Drop packets received by the RXQ and free buffers */ | |
1405 | static void mvneta_rxq_drop_pkts(struct mvneta_port *pp, | |
1406 | struct mvneta_rx_queue *rxq) | |
1407 | { | |
1408 | int rx_done, i; | |
1409 | ||
1410 | rx_done = mvneta_rxq_busy_desc_num_get(pp, rxq); | |
1411 | for (i = 0; i < rxq->size; i++) { | |
1412 | struct mvneta_rx_desc *rx_desc = rxq->descs + i; | |
8ec2cd48 | 1413 | void *data = (void *)rx_desc->buf_cookie; |
c5aff182 | 1414 | |
8ec2cd48 | 1415 | mvneta_frag_free(pp, data); |
c5aff182 | 1416 | dma_unmap_single(pp->dev->dev.parent, rx_desc->buf_phys_addr, |
a328f3a0 | 1417 | MVNETA_RX_BUF_SIZE(pp->pkt_size), DMA_FROM_DEVICE); |
c5aff182 TP |
1418 | } |
1419 | ||
1420 | if (rx_done) | |
1421 | mvneta_rxq_desc_num_update(pp, rxq, rx_done, rx_done); | |
1422 | } | |
1423 | ||
1424 | /* Main rx processing */ | |
1425 | static int mvneta_rx(struct mvneta_port *pp, int rx_todo, | |
1426 | struct mvneta_rx_queue *rxq) | |
1427 | { | |
1428 | struct net_device *dev = pp->dev; | |
1429 | int rx_done, rx_filled; | |
dc4277dd | 1430 | u32 rcvd_pkts = 0; |
1431 | u32 rcvd_bytes = 0; | |
c5aff182 TP |
1432 | |
1433 | /* Get number of received packets */ | |
1434 | rx_done = mvneta_rxq_busy_desc_num_get(pp, rxq); | |
1435 | ||
1436 | if (rx_todo > rx_done) | |
1437 | rx_todo = rx_done; | |
1438 | ||
1439 | rx_done = 0; | |
1440 | rx_filled = 0; | |
1441 | ||
1442 | /* Fairness NAPI loop */ | |
1443 | while (rx_done < rx_todo) { | |
1444 | struct mvneta_rx_desc *rx_desc = mvneta_rxq_next_desc_get(rxq); | |
1445 | struct sk_buff *skb; | |
8ec2cd48 | 1446 | unsigned char *data; |
c5aff182 TP |
1447 | u32 rx_status; |
1448 | int rx_bytes, err; | |
1449 | ||
c5aff182 TP |
1450 | rx_done++; |
1451 | rx_filled++; | |
1452 | rx_status = rx_desc->status; | |
f19fadfc | 1453 | rx_bytes = rx_desc->data_size - (ETH_FCS_LEN + MVNETA_MH_SIZE); |
8ec2cd48 | 1454 | data = (unsigned char *)rx_desc->buf_cookie; |
c5aff182 | 1455 | |
5428213c | 1456 | if (!mvneta_rxq_desc_is_first_last(rx_status) || |
f19fadfc | 1457 | (rx_status & MVNETA_RXD_ERR_SUMMARY)) { |
1458 | err_drop_frame: | |
c5aff182 TP |
1459 | dev->stats.rx_errors++; |
1460 | mvneta_rx_error(pp, rx_desc); | |
8ec2cd48 | 1461 | /* leave the descriptor untouched */ |
c5aff182 TP |
1462 | continue; |
1463 | } | |
1464 | ||
f19fadfc | 1465 | if (rx_bytes <= rx_copybreak) { |
1466 | /* better copy a small frame and not unmap the DMA region */ | |
1467 | skb = netdev_alloc_skb_ip_align(dev, rx_bytes); | |
1468 | if (unlikely(!skb)) | |
1469 | goto err_drop_frame; | |
1470 | ||
1471 | dma_sync_single_range_for_cpu(dev->dev.parent, | |
1472 | rx_desc->buf_phys_addr, | |
1473 | MVNETA_MH_SIZE + NET_SKB_PAD, | |
1474 | rx_bytes, | |
1475 | DMA_FROM_DEVICE); | |
1476 | memcpy(skb_put(skb, rx_bytes), | |
1477 | data + MVNETA_MH_SIZE + NET_SKB_PAD, | |
1478 | rx_bytes); | |
1479 | ||
1480 | skb->protocol = eth_type_trans(skb, dev); | |
1481 | mvneta_rx_csum(pp, rx_status, skb); | |
1482 | napi_gro_receive(&pp->napi, skb); | |
1483 | ||
1484 | rcvd_pkts++; | |
1485 | rcvd_bytes += rx_bytes; | |
1486 | ||
1487 | /* leave the descriptor and buffer untouched */ | |
1488 | continue; | |
1489 | } | |
1490 | ||
1491 | skb = build_skb(data, pp->frag_size > PAGE_SIZE ? 0 : pp->frag_size); | |
1492 | if (!skb) | |
1493 | goto err_drop_frame; | |
1494 | ||
1495 | dma_unmap_single(dev->dev.parent, rx_desc->buf_phys_addr, | |
a328f3a0 | 1496 | MVNETA_RX_BUF_SIZE(pp->pkt_size), DMA_FROM_DEVICE); |
c5aff182 | 1497 | |
dc4277dd | 1498 | rcvd_pkts++; |
1499 | rcvd_bytes += rx_bytes; | |
c5aff182 TP |
1500 | |
1501 | /* Linux processing */ | |
8ec2cd48 | 1502 | skb_reserve(skb, MVNETA_MH_SIZE + NET_SKB_PAD); |
c5aff182 TP |
1503 | skb_put(skb, rx_bytes); |
1504 | ||
1505 | skb->protocol = eth_type_trans(skb, dev); | |
1506 | ||
5428213c | 1507 | mvneta_rx_csum(pp, rx_status, skb); |
c5aff182 TP |
1508 | |
1509 | napi_gro_receive(&pp->napi, skb); | |
1510 | ||
1511 | /* Refill processing */ | |
1512 | err = mvneta_rx_refill(pp, rx_desc); | |
1513 | if (err) { | |
f19fadfc | 1514 | netdev_err(dev, "Linux processing - Can't refill\n"); |
c5aff182 TP |
1515 | rxq->missed++; |
1516 | rx_filled--; | |
1517 | } | |
1518 | } | |
1519 | ||
dc4277dd | 1520 | if (rcvd_pkts) { |
74c41b04 | 1521 | struct mvneta_pcpu_stats *stats = this_cpu_ptr(pp->stats); |
1522 | ||
1523 | u64_stats_update_begin(&stats->syncp); | |
1524 | stats->rx_packets += rcvd_pkts; | |
1525 | stats->rx_bytes += rcvd_bytes; | |
1526 | u64_stats_update_end(&stats->syncp); | |
dc4277dd | 1527 | } |
1528 | ||
c5aff182 TP |
1529 | /* Update rxq management counters */ |
1530 | mvneta_rxq_desc_num_update(pp, rxq, rx_done, rx_filled); | |
1531 | ||
1532 | return rx_done; | |
1533 | } | |
1534 | ||
2adb719d EG |
1535 | static inline void |
1536 | mvneta_tso_put_hdr(struct sk_buff *skb, | |
1537 | struct mvneta_port *pp, struct mvneta_tx_queue *txq) | |
1538 | { | |
1539 | struct mvneta_tx_desc *tx_desc; | |
1540 | int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb); | |
1541 | ||
1542 | txq->tx_skb[txq->txq_put_index] = NULL; | |
1543 | tx_desc = mvneta_txq_next_desc_get(txq); | |
1544 | tx_desc->data_size = hdr_len; | |
1545 | tx_desc->command = mvneta_skb_tx_csum(pp, skb); | |
1546 | tx_desc->command |= MVNETA_TXD_F_DESC; | |
1547 | tx_desc->buf_phys_addr = txq->tso_hdrs_phys + | |
1548 | txq->txq_put_index * TSO_HEADER_SIZE; | |
1549 | mvneta_txq_inc_put(txq); | |
1550 | } | |
1551 | ||
1552 | static inline int | |
1553 | mvneta_tso_put_data(struct net_device *dev, struct mvneta_tx_queue *txq, | |
1554 | struct sk_buff *skb, char *data, int size, | |
1555 | bool last_tcp, bool is_last) | |
1556 | { | |
1557 | struct mvneta_tx_desc *tx_desc; | |
1558 | ||
1559 | tx_desc = mvneta_txq_next_desc_get(txq); | |
1560 | tx_desc->data_size = size; | |
1561 | tx_desc->buf_phys_addr = dma_map_single(dev->dev.parent, data, | |
1562 | size, DMA_TO_DEVICE); | |
1563 | if (unlikely(dma_mapping_error(dev->dev.parent, | |
1564 | tx_desc->buf_phys_addr))) { | |
1565 | mvneta_txq_desc_put(txq); | |
1566 | return -ENOMEM; | |
1567 | } | |
1568 | ||
1569 | tx_desc->command = 0; | |
1570 | txq->tx_skb[txq->txq_put_index] = NULL; | |
1571 | ||
1572 | if (last_tcp) { | |
1573 | /* last descriptor in the TCP packet */ | |
1574 | tx_desc->command = MVNETA_TXD_L_DESC; | |
1575 | ||
1576 | /* last descriptor in SKB */ | |
1577 | if (is_last) | |
1578 | txq->tx_skb[txq->txq_put_index] = skb; | |
1579 | } | |
1580 | mvneta_txq_inc_put(txq); | |
1581 | return 0; | |
1582 | } | |
1583 | ||
1584 | static int mvneta_tx_tso(struct sk_buff *skb, struct net_device *dev, | |
1585 | struct mvneta_tx_queue *txq) | |
1586 | { | |
1587 | int total_len, data_left; | |
1588 | int desc_count = 0; | |
1589 | struct mvneta_port *pp = netdev_priv(dev); | |
1590 | struct tso_t tso; | |
1591 | int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb); | |
1592 | int i; | |
1593 | ||
1594 | /* Count needed descriptors */ | |
1595 | if ((txq->count + tso_count_descs(skb)) >= txq->size) | |
1596 | return 0; | |
1597 | ||
1598 | if (skb_headlen(skb) < (skb_transport_offset(skb) + tcp_hdrlen(skb))) { | |
1599 | pr_info("*** Is this even possible???!?!?\n"); | |
1600 | return 0; | |
1601 | } | |
1602 | ||
1603 | /* Initialize the TSO handler, and prepare the first payload */ | |
1604 | tso_start(skb, &tso); | |
1605 | ||
1606 | total_len = skb->len - hdr_len; | |
1607 | while (total_len > 0) { | |
1608 | char *hdr; | |
1609 | ||
1610 | data_left = min_t(int, skb_shinfo(skb)->gso_size, total_len); | |
1611 | total_len -= data_left; | |
1612 | desc_count++; | |
1613 | ||
1614 | /* prepare packet headers: MAC + IP + TCP */ | |
1615 | hdr = txq->tso_hdrs + txq->txq_put_index * TSO_HEADER_SIZE; | |
1616 | tso_build_hdr(skb, hdr, &tso, data_left, total_len == 0); | |
1617 | ||
1618 | mvneta_tso_put_hdr(skb, pp, txq); | |
1619 | ||
1620 | while (data_left > 0) { | |
1621 | int size; | |
1622 | desc_count++; | |
1623 | ||
1624 | size = min_t(int, tso.size, data_left); | |
1625 | ||
1626 | if (mvneta_tso_put_data(dev, txq, skb, | |
1627 | tso.data, size, | |
1628 | size == data_left, | |
1629 | total_len == 0)) | |
1630 | goto err_release; | |
1631 | data_left -= size; | |
1632 | ||
1633 | tso_build_data(skb, &tso, size); | |
1634 | } | |
1635 | } | |
1636 | ||
1637 | return desc_count; | |
1638 | ||
1639 | err_release: | |
1640 | /* Release all used data descriptors; header descriptors must not | |
1641 | * be DMA-unmapped. | |
1642 | */ | |
1643 | for (i = desc_count - 1; i >= 0; i--) { | |
1644 | struct mvneta_tx_desc *tx_desc = txq->descs + i; | |
1645 | if (!(tx_desc->command & MVNETA_TXD_F_DESC)) | |
1646 | dma_unmap_single(pp->dev->dev.parent, | |
1647 | tx_desc->buf_phys_addr, | |
1648 | tx_desc->data_size, | |
1649 | DMA_TO_DEVICE); | |
1650 | mvneta_txq_desc_put(txq); | |
1651 | } | |
1652 | return 0; | |
1653 | } | |
1654 | ||
c5aff182 TP |
1655 | /* Handle tx fragmentation processing */ |
1656 | static int mvneta_tx_frag_process(struct mvneta_port *pp, struct sk_buff *skb, | |
1657 | struct mvneta_tx_queue *txq) | |
1658 | { | |
1659 | struct mvneta_tx_desc *tx_desc; | |
3d4ea02f | 1660 | int i, nr_frags = skb_shinfo(skb)->nr_frags; |
c5aff182 | 1661 | |
3d4ea02f | 1662 | for (i = 0; i < nr_frags; i++) { |
c5aff182 TP |
1663 | skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; |
1664 | void *addr = page_address(frag->page.p) + frag->page_offset; | |
1665 | ||
1666 | tx_desc = mvneta_txq_next_desc_get(txq); | |
1667 | tx_desc->data_size = frag->size; | |
1668 | ||
1669 | tx_desc->buf_phys_addr = | |
1670 | dma_map_single(pp->dev->dev.parent, addr, | |
1671 | tx_desc->data_size, DMA_TO_DEVICE); | |
1672 | ||
1673 | if (dma_mapping_error(pp->dev->dev.parent, | |
1674 | tx_desc->buf_phys_addr)) { | |
1675 | mvneta_txq_desc_put(txq); | |
1676 | goto error; | |
1677 | } | |
1678 | ||
3d4ea02f | 1679 | if (i == nr_frags - 1) { |
c5aff182 TP |
1680 | /* Last descriptor */ |
1681 | tx_desc->command = MVNETA_TXD_L_DESC | MVNETA_TXD_Z_PAD; | |
c5aff182 | 1682 | txq->tx_skb[txq->txq_put_index] = skb; |
c5aff182 TP |
1683 | } else { |
1684 | /* Descriptor in the middle: Not First, Not Last */ | |
1685 | tx_desc->command = 0; | |
c5aff182 | 1686 | txq->tx_skb[txq->txq_put_index] = NULL; |
c5aff182 | 1687 | } |
3d4ea02f | 1688 | mvneta_txq_inc_put(txq); |
c5aff182 TP |
1689 | } |
1690 | ||
1691 | return 0; | |
1692 | ||
1693 | error: | |
1694 | /* Release all descriptors that were used to map fragments of | |
6a20c175 TP |
1695 | * this packet, as well as the corresponding DMA mappings |
1696 | */ | |
c5aff182 TP |
1697 | for (i = i - 1; i >= 0; i--) { |
1698 | tx_desc = txq->descs + i; | |
1699 | dma_unmap_single(pp->dev->dev.parent, | |
1700 | tx_desc->buf_phys_addr, | |
1701 | tx_desc->data_size, | |
1702 | DMA_TO_DEVICE); | |
1703 | mvneta_txq_desc_put(txq); | |
1704 | } | |
1705 | ||
1706 | return -ENOMEM; | |
1707 | } | |
1708 | ||
1709 | /* Main tx processing */ | |
1710 | static int mvneta_tx(struct sk_buff *skb, struct net_device *dev) | |
1711 | { | |
1712 | struct mvneta_port *pp = netdev_priv(dev); | |
ee40a116 WT |
1713 | u16 txq_id = skb_get_queue_mapping(skb); |
1714 | struct mvneta_tx_queue *txq = &pp->txqs[txq_id]; | |
c5aff182 | 1715 | struct mvneta_tx_desc *tx_desc; |
c5aff182 TP |
1716 | int frags = 0; |
1717 | u32 tx_cmd; | |
1718 | ||
1719 | if (!netif_running(dev)) | |
1720 | goto out; | |
1721 | ||
2adb719d EG |
1722 | if (skb_is_gso(skb)) { |
1723 | frags = mvneta_tx_tso(skb, dev, txq); | |
1724 | goto out; | |
1725 | } | |
1726 | ||
c5aff182 | 1727 | frags = skb_shinfo(skb)->nr_frags + 1; |
c5aff182 TP |
1728 | |
1729 | /* Get a descriptor for the first part of the packet */ | |
1730 | tx_desc = mvneta_txq_next_desc_get(txq); | |
1731 | ||
1732 | tx_cmd = mvneta_skb_tx_csum(pp, skb); | |
1733 | ||
1734 | tx_desc->data_size = skb_headlen(skb); | |
1735 | ||
1736 | tx_desc->buf_phys_addr = dma_map_single(dev->dev.parent, skb->data, | |
1737 | tx_desc->data_size, | |
1738 | DMA_TO_DEVICE); | |
1739 | if (unlikely(dma_mapping_error(dev->dev.parent, | |
1740 | tx_desc->buf_phys_addr))) { | |
1741 | mvneta_txq_desc_put(txq); | |
1742 | frags = 0; | |
1743 | goto out; | |
1744 | } | |
1745 | ||
1746 | if (frags == 1) { | |
1747 | /* First and Last descriptor */ | |
1748 | tx_cmd |= MVNETA_TXD_FLZ_DESC; | |
1749 | tx_desc->command = tx_cmd; | |
1750 | txq->tx_skb[txq->txq_put_index] = skb; | |
1751 | mvneta_txq_inc_put(txq); | |
1752 | } else { | |
1753 | /* First but not Last */ | |
1754 | tx_cmd |= MVNETA_TXD_F_DESC; | |
1755 | txq->tx_skb[txq->txq_put_index] = NULL; | |
1756 | mvneta_txq_inc_put(txq); | |
1757 | tx_desc->command = tx_cmd; | |
1758 | /* Continue with other skb fragments */ | |
1759 | if (mvneta_tx_frag_process(pp, skb, txq)) { | |
1760 | dma_unmap_single(dev->dev.parent, | |
1761 | tx_desc->buf_phys_addr, | |
1762 | tx_desc->data_size, | |
1763 | DMA_TO_DEVICE); | |
1764 | mvneta_txq_desc_put(txq); | |
1765 | frags = 0; | |
1766 | goto out; | |
1767 | } | |
1768 | } | |
1769 | ||
c5aff182 TP |
1770 | out: |
1771 | if (frags > 0) { | |
74c41b04 | 1772 | struct mvneta_pcpu_stats *stats = this_cpu_ptr(pp->stats); |
e19d2dda EG |
1773 | struct netdev_queue *nq = netdev_get_tx_queue(dev, txq_id); |
1774 | ||
1775 | txq->count += frags; | |
1776 | mvneta_txq_pend_desc_add(pp, txq, frags); | |
1777 | ||
8eef5f97 | 1778 | if (txq->count >= txq->tx_stop_threshold) |
e19d2dda | 1779 | netif_tx_stop_queue(nq); |
c5aff182 | 1780 | |
74c41b04 | 1781 | u64_stats_update_begin(&stats->syncp); |
1782 | stats->tx_packets++; | |
1783 | stats->tx_bytes += skb->len; | |
1784 | u64_stats_update_end(&stats->syncp); | |
c5aff182 TP |
1785 | } else { |
1786 | dev->stats.tx_dropped++; | |
1787 | dev_kfree_skb_any(skb); | |
1788 | } | |
1789 | ||
c5aff182 TP |
1790 | return NETDEV_TX_OK; |
1791 | } | |
1792 | ||
1793 | ||
1794 | /* Free tx resources, when resetting a port */ | |
1795 | static void mvneta_txq_done_force(struct mvneta_port *pp, | |
1796 | struct mvneta_tx_queue *txq) | |
1797 | ||
1798 | { | |
1799 | int tx_done = txq->count; | |
1800 | ||
1801 | mvneta_txq_bufs_free(pp, txq, tx_done); | |
1802 | ||
1803 | /* reset txq */ | |
1804 | txq->count = 0; | |
1805 | txq->txq_put_index = 0; | |
1806 | txq->txq_get_index = 0; | |
1807 | } | |
1808 | ||
6c498974 | 1809 | /* Handle tx done - called in softirq context. The <cause_tx_done> argument |
1810 | * must be a valid cause according to MVNETA_TXQ_INTR_MASK_ALL. | |
1811 | */ | |
0713a86a | 1812 | static void mvneta_tx_done_gbe(struct mvneta_port *pp, u32 cause_tx_done) |
c5aff182 TP |
1813 | { |
1814 | struct mvneta_tx_queue *txq; | |
c5aff182 TP |
1815 | struct netdev_queue *nq; |
1816 | ||
6c498974 | 1817 | while (cause_tx_done) { |
c5aff182 | 1818 | txq = mvneta_tx_done_policy(pp, cause_tx_done); |
c5aff182 TP |
1819 | |
1820 | nq = netdev_get_tx_queue(pp->dev, txq->id); | |
1821 | __netif_tx_lock(nq, smp_processor_id()); | |
1822 | ||
0713a86a AE |
1823 | if (txq->count) |
1824 | mvneta_txq_done(pp, txq); | |
c5aff182 TP |
1825 | |
1826 | __netif_tx_unlock(nq); | |
1827 | cause_tx_done &= ~((1 << txq->id)); | |
1828 | } | |
c5aff182 TP |
1829 | } |
1830 | ||
6a20c175 | 1831 | /* Compute crc8 of the specified address, using a unique algorithm , |
c5aff182 TP |
1832 | * according to hw spec, different than generic crc8 algorithm |
1833 | */ | |
1834 | static int mvneta_addr_crc(unsigned char *addr) | |
1835 | { | |
1836 | int crc = 0; | |
1837 | int i; | |
1838 | ||
1839 | for (i = 0; i < ETH_ALEN; i++) { | |
1840 | int j; | |
1841 | ||
1842 | crc = (crc ^ addr[i]) << 8; | |
1843 | for (j = 7; j >= 0; j--) { | |
1844 | if (crc & (0x100 << j)) | |
1845 | crc ^= 0x107 << j; | |
1846 | } | |
1847 | } | |
1848 | ||
1849 | return crc; | |
1850 | } | |
1851 | ||
1852 | /* This method controls the net device special MAC multicast support. | |
1853 | * The Special Multicast Table for MAC addresses supports MAC of the form | |
1854 | * 0x01-00-5E-00-00-XX (where XX is between 0x00 and 0xFF). | |
1855 | * The MAC DA[7:0] bits are used as a pointer to the Special Multicast | |
1856 | * Table entries in the DA-Filter table. This method set the Special | |
1857 | * Multicast Table appropriate entry. | |
1858 | */ | |
1859 | static void mvneta_set_special_mcast_addr(struct mvneta_port *pp, | |
1860 | unsigned char last_byte, | |
1861 | int queue) | |
1862 | { | |
1863 | unsigned int smc_table_reg; | |
1864 | unsigned int tbl_offset; | |
1865 | unsigned int reg_offset; | |
1866 | ||
1867 | /* Register offset from SMC table base */ | |
1868 | tbl_offset = (last_byte / 4); | |
1869 | /* Entry offset within the above reg */ | |
1870 | reg_offset = last_byte % 4; | |
1871 | ||
1872 | smc_table_reg = mvreg_read(pp, (MVNETA_DA_FILT_SPEC_MCAST | |
1873 | + tbl_offset * 4)); | |
1874 | ||
1875 | if (queue == -1) | |
1876 | smc_table_reg &= ~(0xff << (8 * reg_offset)); | |
1877 | else { | |
1878 | smc_table_reg &= ~(0xff << (8 * reg_offset)); | |
1879 | smc_table_reg |= ((0x01 | (queue << 1)) << (8 * reg_offset)); | |
1880 | } | |
1881 | ||
1882 | mvreg_write(pp, MVNETA_DA_FILT_SPEC_MCAST + tbl_offset * 4, | |
1883 | smc_table_reg); | |
1884 | } | |
1885 | ||
1886 | /* This method controls the network device Other MAC multicast support. | |
1887 | * The Other Multicast Table is used for multicast of another type. | |
1888 | * A CRC-8 is used as an index to the Other Multicast Table entries | |
1889 | * in the DA-Filter table. | |
1890 | * The method gets the CRC-8 value from the calling routine and | |
1891 | * sets the Other Multicast Table appropriate entry according to the | |
1892 | * specified CRC-8 . | |
1893 | */ | |
1894 | static void mvneta_set_other_mcast_addr(struct mvneta_port *pp, | |
1895 | unsigned char crc8, | |
1896 | int queue) | |
1897 | { | |
1898 | unsigned int omc_table_reg; | |
1899 | unsigned int tbl_offset; | |
1900 | unsigned int reg_offset; | |
1901 | ||
1902 | tbl_offset = (crc8 / 4) * 4; /* Register offset from OMC table base */ | |
1903 | reg_offset = crc8 % 4; /* Entry offset within the above reg */ | |
1904 | ||
1905 | omc_table_reg = mvreg_read(pp, MVNETA_DA_FILT_OTH_MCAST + tbl_offset); | |
1906 | ||
1907 | if (queue == -1) { | |
1908 | /* Clear accepts frame bit at specified Other DA table entry */ | |
1909 | omc_table_reg &= ~(0xff << (8 * reg_offset)); | |
1910 | } else { | |
1911 | omc_table_reg &= ~(0xff << (8 * reg_offset)); | |
1912 | omc_table_reg |= ((0x01 | (queue << 1)) << (8 * reg_offset)); | |
1913 | } | |
1914 | ||
1915 | mvreg_write(pp, MVNETA_DA_FILT_OTH_MCAST + tbl_offset, omc_table_reg); | |
1916 | } | |
1917 | ||
1918 | /* The network device supports multicast using two tables: | |
1919 | * 1) Special Multicast Table for MAC addresses of the form | |
1920 | * 0x01-00-5E-00-00-XX (where XX is between 0x00 and 0xFF). | |
1921 | * The MAC DA[7:0] bits are used as a pointer to the Special Multicast | |
1922 | * Table entries in the DA-Filter table. | |
1923 | * 2) Other Multicast Table for multicast of another type. A CRC-8 value | |
1924 | * is used as an index to the Other Multicast Table entries in the | |
1925 | * DA-Filter table. | |
1926 | */ | |
1927 | static int mvneta_mcast_addr_set(struct mvneta_port *pp, unsigned char *p_addr, | |
1928 | int queue) | |
1929 | { | |
1930 | unsigned char crc_result = 0; | |
1931 | ||
1932 | if (memcmp(p_addr, "\x01\x00\x5e\x00\x00", 5) == 0) { | |
1933 | mvneta_set_special_mcast_addr(pp, p_addr[5], queue); | |
1934 | return 0; | |
1935 | } | |
1936 | ||
1937 | crc_result = mvneta_addr_crc(p_addr); | |
1938 | if (queue == -1) { | |
1939 | if (pp->mcast_count[crc_result] == 0) { | |
1940 | netdev_info(pp->dev, "No valid Mcast for crc8=0x%02x\n", | |
1941 | crc_result); | |
1942 | return -EINVAL; | |
1943 | } | |
1944 | ||
1945 | pp->mcast_count[crc_result]--; | |
1946 | if (pp->mcast_count[crc_result] != 0) { | |
1947 | netdev_info(pp->dev, | |
1948 | "After delete there are %d valid Mcast for crc8=0x%02x\n", | |
1949 | pp->mcast_count[crc_result], crc_result); | |
1950 | return -EINVAL; | |
1951 | } | |
1952 | } else | |
1953 | pp->mcast_count[crc_result]++; | |
1954 | ||
1955 | mvneta_set_other_mcast_addr(pp, crc_result, queue); | |
1956 | ||
1957 | return 0; | |
1958 | } | |
1959 | ||
1960 | /* Configure Fitering mode of Ethernet port */ | |
1961 | static void mvneta_rx_unicast_promisc_set(struct mvneta_port *pp, | |
1962 | int is_promisc) | |
1963 | { | |
1964 | u32 port_cfg_reg, val; | |
1965 | ||
1966 | port_cfg_reg = mvreg_read(pp, MVNETA_PORT_CONFIG); | |
1967 | ||
1968 | val = mvreg_read(pp, MVNETA_TYPE_PRIO); | |
1969 | ||
1970 | /* Set / Clear UPM bit in port configuration register */ | |
1971 | if (is_promisc) { | |
1972 | /* Accept all Unicast addresses */ | |
1973 | port_cfg_reg |= MVNETA_UNI_PROMISC_MODE; | |
1974 | val |= MVNETA_FORCE_UNI; | |
1975 | mvreg_write(pp, MVNETA_MAC_ADDR_LOW, 0xffff); | |
1976 | mvreg_write(pp, MVNETA_MAC_ADDR_HIGH, 0xffffffff); | |
1977 | } else { | |
1978 | /* Reject all Unicast addresses */ | |
1979 | port_cfg_reg &= ~MVNETA_UNI_PROMISC_MODE; | |
1980 | val &= ~MVNETA_FORCE_UNI; | |
1981 | } | |
1982 | ||
1983 | mvreg_write(pp, MVNETA_PORT_CONFIG, port_cfg_reg); | |
1984 | mvreg_write(pp, MVNETA_TYPE_PRIO, val); | |
1985 | } | |
1986 | ||
1987 | /* register unicast and multicast addresses */ | |
1988 | static void mvneta_set_rx_mode(struct net_device *dev) | |
1989 | { | |
1990 | struct mvneta_port *pp = netdev_priv(dev); | |
1991 | struct netdev_hw_addr *ha; | |
1992 | ||
1993 | if (dev->flags & IFF_PROMISC) { | |
1994 | /* Accept all: Multicast + Unicast */ | |
1995 | mvneta_rx_unicast_promisc_set(pp, 1); | |
1996 | mvneta_set_ucast_table(pp, rxq_def); | |
1997 | mvneta_set_special_mcast_table(pp, rxq_def); | |
1998 | mvneta_set_other_mcast_table(pp, rxq_def); | |
1999 | } else { | |
2000 | /* Accept single Unicast */ | |
2001 | mvneta_rx_unicast_promisc_set(pp, 0); | |
2002 | mvneta_set_ucast_table(pp, -1); | |
2003 | mvneta_mac_addr_set(pp, dev->dev_addr, rxq_def); | |
2004 | ||
2005 | if (dev->flags & IFF_ALLMULTI) { | |
2006 | /* Accept all multicast */ | |
2007 | mvneta_set_special_mcast_table(pp, rxq_def); | |
2008 | mvneta_set_other_mcast_table(pp, rxq_def); | |
2009 | } else { | |
2010 | /* Accept only initialized multicast */ | |
2011 | mvneta_set_special_mcast_table(pp, -1); | |
2012 | mvneta_set_other_mcast_table(pp, -1); | |
2013 | ||
2014 | if (!netdev_mc_empty(dev)) { | |
2015 | netdev_for_each_mc_addr(ha, dev) { | |
2016 | mvneta_mcast_addr_set(pp, ha->addr, | |
2017 | rxq_def); | |
2018 | } | |
2019 | } | |
2020 | } | |
2021 | } | |
2022 | } | |
2023 | ||
2024 | /* Interrupt handling - the callback for request_irq() */ | |
2025 | static irqreturn_t mvneta_isr(int irq, void *dev_id) | |
2026 | { | |
2027 | struct mvneta_port *pp = (struct mvneta_port *)dev_id; | |
2028 | ||
2029 | /* Mask all interrupts */ | |
2030 | mvreg_write(pp, MVNETA_INTR_NEW_MASK, 0); | |
2031 | ||
2032 | napi_schedule(&pp->napi); | |
2033 | ||
2034 | return IRQ_HANDLED; | |
2035 | } | |
2036 | ||
2037 | /* NAPI handler | |
2038 | * Bits 0 - 7 of the causeRxTx register indicate that are transmitted | |
2039 | * packets on the corresponding TXQ (Bit 0 is for TX queue 1). | |
2040 | * Bits 8 -15 of the cause Rx Tx register indicate that are received | |
2041 | * packets on the corresponding RXQ (Bit 8 is for RX queue 0). | |
2042 | * Each CPU has its own causeRxTx register | |
2043 | */ | |
2044 | static int mvneta_poll(struct napi_struct *napi, int budget) | |
2045 | { | |
2046 | int rx_done = 0; | |
2047 | u32 cause_rx_tx; | |
2048 | unsigned long flags; | |
2049 | struct mvneta_port *pp = netdev_priv(napi->dev); | |
2050 | ||
2051 | if (!netif_running(pp->dev)) { | |
2052 | napi_complete(napi); | |
2053 | return rx_done; | |
2054 | } | |
2055 | ||
2056 | /* Read cause register */ | |
2057 | cause_rx_tx = mvreg_read(pp, MVNETA_INTR_NEW_CAUSE) & | |
71f6d1b3 | 2058 | (MVNETA_RX_INTR_MASK(rxq_number) | MVNETA_TX_INTR_MASK(txq_number)); |
2059 | ||
2060 | /* Release Tx descriptors */ | |
2061 | if (cause_rx_tx & MVNETA_TX_INTR_MASK_ALL) { | |
0713a86a | 2062 | mvneta_tx_done_gbe(pp, (cause_rx_tx & MVNETA_TX_INTR_MASK_ALL)); |
71f6d1b3 | 2063 | cause_rx_tx &= ~MVNETA_TX_INTR_MASK_ALL; |
2064 | } | |
c5aff182 | 2065 | |
6a20c175 | 2066 | /* For the case where the last mvneta_poll did not process all |
c5aff182 TP |
2067 | * RX packets |
2068 | */ | |
2069 | cause_rx_tx |= pp->cause_rx_tx; | |
2070 | if (rxq_number > 1) { | |
71f6d1b3 | 2071 | while ((cause_rx_tx & MVNETA_RX_INTR_MASK_ALL) && (budget > 0)) { |
c5aff182 TP |
2072 | int count; |
2073 | struct mvneta_rx_queue *rxq; | |
2074 | /* get rx queue number from cause_rx_tx */ | |
2075 | rxq = mvneta_rx_policy(pp, cause_rx_tx); | |
2076 | if (!rxq) | |
2077 | break; | |
2078 | ||
2079 | /* process the packet in that rx queue */ | |
2080 | count = mvneta_rx(pp, budget, rxq); | |
2081 | rx_done += count; | |
2082 | budget -= count; | |
2083 | if (budget > 0) { | |
6a20c175 TP |
2084 | /* set off the rx bit of the |
2085 | * corresponding bit in the cause rx | |
2086 | * tx register, so that next iteration | |
2087 | * will find the next rx queue where | |
2088 | * packets are received on | |
2089 | */ | |
c5aff182 TP |
2090 | cause_rx_tx &= ~((1 << rxq->id) << 8); |
2091 | } | |
2092 | } | |
2093 | } else { | |
2094 | rx_done = mvneta_rx(pp, budget, &pp->rxqs[rxq_def]); | |
2095 | budget -= rx_done; | |
2096 | } | |
2097 | ||
2098 | if (budget > 0) { | |
2099 | cause_rx_tx = 0; | |
2100 | napi_complete(napi); | |
2101 | local_irq_save(flags); | |
2102 | mvreg_write(pp, MVNETA_INTR_NEW_MASK, | |
71f6d1b3 | 2103 | MVNETA_RX_INTR_MASK(rxq_number) | MVNETA_TX_INTR_MASK(txq_number)); |
c5aff182 TP |
2104 | local_irq_restore(flags); |
2105 | } | |
2106 | ||
2107 | pp->cause_rx_tx = cause_rx_tx; | |
2108 | return rx_done; | |
2109 | } | |
2110 | ||
c5aff182 TP |
2111 | /* Handle rxq fill: allocates rxq skbs; called when initializing a port */ |
2112 | static int mvneta_rxq_fill(struct mvneta_port *pp, struct mvneta_rx_queue *rxq, | |
2113 | int num) | |
2114 | { | |
c5aff182 TP |
2115 | int i; |
2116 | ||
2117 | for (i = 0; i < num; i++) { | |
a1a65ab1 | 2118 | memset(rxq->descs + i, 0, sizeof(struct mvneta_rx_desc)); |
2119 | if (mvneta_rx_refill(pp, rxq->descs + i) != 0) { | |
2120 | netdev_err(pp->dev, "%s:rxq %d, %d of %d buffs filled\n", | |
c5aff182 TP |
2121 | __func__, rxq->id, i, num); |
2122 | break; | |
2123 | } | |
c5aff182 TP |
2124 | } |
2125 | ||
2126 | /* Add this number of RX descriptors as non occupied (ready to | |
6a20c175 TP |
2127 | * get packets) |
2128 | */ | |
c5aff182 TP |
2129 | mvneta_rxq_non_occup_desc_add(pp, rxq, i); |
2130 | ||
2131 | return i; | |
2132 | } | |
2133 | ||
2134 | /* Free all packets pending transmit from all TXQs and reset TX port */ | |
2135 | static void mvneta_tx_reset(struct mvneta_port *pp) | |
2136 | { | |
2137 | int queue; | |
2138 | ||
9672850b | 2139 | /* free the skb's in the tx ring */ |
c5aff182 TP |
2140 | for (queue = 0; queue < txq_number; queue++) |
2141 | mvneta_txq_done_force(pp, &pp->txqs[queue]); | |
2142 | ||
2143 | mvreg_write(pp, MVNETA_PORT_TX_RESET, MVNETA_PORT_TX_DMA_RESET); | |
2144 | mvreg_write(pp, MVNETA_PORT_TX_RESET, 0); | |
2145 | } | |
2146 | ||
2147 | static void mvneta_rx_reset(struct mvneta_port *pp) | |
2148 | { | |
2149 | mvreg_write(pp, MVNETA_PORT_RX_RESET, MVNETA_PORT_RX_DMA_RESET); | |
2150 | mvreg_write(pp, MVNETA_PORT_RX_RESET, 0); | |
2151 | } | |
2152 | ||
2153 | /* Rx/Tx queue initialization/cleanup methods */ | |
2154 | ||
2155 | /* Create a specified RX queue */ | |
2156 | static int mvneta_rxq_init(struct mvneta_port *pp, | |
2157 | struct mvneta_rx_queue *rxq) | |
2158 | ||
2159 | { | |
2160 | rxq->size = pp->rx_ring_size; | |
2161 | ||
2162 | /* Allocate memory for RX descriptors */ | |
2163 | rxq->descs = dma_alloc_coherent(pp->dev->dev.parent, | |
2164 | rxq->size * MVNETA_DESC_ALIGNED_SIZE, | |
2165 | &rxq->descs_phys, GFP_KERNEL); | |
d0320f75 | 2166 | if (rxq->descs == NULL) |
c5aff182 | 2167 | return -ENOMEM; |
c5aff182 TP |
2168 | |
2169 | BUG_ON(rxq->descs != | |
2170 | PTR_ALIGN(rxq->descs, MVNETA_CPU_D_CACHE_LINE_SIZE)); | |
2171 | ||
2172 | rxq->last_desc = rxq->size - 1; | |
2173 | ||
2174 | /* Set Rx descriptors queue starting address */ | |
2175 | mvreg_write(pp, MVNETA_RXQ_BASE_ADDR_REG(rxq->id), rxq->descs_phys); | |
2176 | mvreg_write(pp, MVNETA_RXQ_SIZE_REG(rxq->id), rxq->size); | |
2177 | ||
2178 | /* Set Offset */ | |
2179 | mvneta_rxq_offset_set(pp, rxq, NET_SKB_PAD); | |
2180 | ||
2181 | /* Set coalescing pkts and time */ | |
2182 | mvneta_rx_pkts_coal_set(pp, rxq, rxq->pkts_coal); | |
2183 | mvneta_rx_time_coal_set(pp, rxq, rxq->time_coal); | |
2184 | ||
2185 | /* Fill RXQ with buffers from RX pool */ | |
2186 | mvneta_rxq_buf_size_set(pp, rxq, MVNETA_RX_BUF_SIZE(pp->pkt_size)); | |
2187 | mvneta_rxq_bm_disable(pp, rxq); | |
2188 | mvneta_rxq_fill(pp, rxq, rxq->size); | |
2189 | ||
2190 | return 0; | |
2191 | } | |
2192 | ||
2193 | /* Cleanup Rx queue */ | |
2194 | static void mvneta_rxq_deinit(struct mvneta_port *pp, | |
2195 | struct mvneta_rx_queue *rxq) | |
2196 | { | |
2197 | mvneta_rxq_drop_pkts(pp, rxq); | |
2198 | ||
2199 | if (rxq->descs) | |
2200 | dma_free_coherent(pp->dev->dev.parent, | |
2201 | rxq->size * MVNETA_DESC_ALIGNED_SIZE, | |
2202 | rxq->descs, | |
2203 | rxq->descs_phys); | |
2204 | ||
2205 | rxq->descs = NULL; | |
2206 | rxq->last_desc = 0; | |
2207 | rxq->next_desc_to_proc = 0; | |
2208 | rxq->descs_phys = 0; | |
2209 | } | |
2210 | ||
2211 | /* Create and initialize a tx queue */ | |
2212 | static int mvneta_txq_init(struct mvneta_port *pp, | |
2213 | struct mvneta_tx_queue *txq) | |
2214 | { | |
2215 | txq->size = pp->tx_ring_size; | |
2216 | ||
8eef5f97 EG |
2217 | /* A queue must always have room for at least one skb. |
2218 | * Therefore, stop the queue when the free entries reaches | |
2219 | * the maximum number of descriptors per skb. | |
2220 | */ | |
2221 | txq->tx_stop_threshold = txq->size - MVNETA_MAX_SKB_DESCS; | |
2222 | txq->tx_wake_threshold = txq->tx_stop_threshold / 2; | |
2223 | ||
2224 | ||
c5aff182 TP |
2225 | /* Allocate memory for TX descriptors */ |
2226 | txq->descs = dma_alloc_coherent(pp->dev->dev.parent, | |
2227 | txq->size * MVNETA_DESC_ALIGNED_SIZE, | |
2228 | &txq->descs_phys, GFP_KERNEL); | |
d0320f75 | 2229 | if (txq->descs == NULL) |
c5aff182 | 2230 | return -ENOMEM; |
c5aff182 TP |
2231 | |
2232 | /* Make sure descriptor address is cache line size aligned */ | |
2233 | BUG_ON(txq->descs != | |
2234 | PTR_ALIGN(txq->descs, MVNETA_CPU_D_CACHE_LINE_SIZE)); | |
2235 | ||
2236 | txq->last_desc = txq->size - 1; | |
2237 | ||
2238 | /* Set maximum bandwidth for enabled TXQs */ | |
2239 | mvreg_write(pp, MVETH_TXQ_TOKEN_CFG_REG(txq->id), 0x03ffffff); | |
2240 | mvreg_write(pp, MVETH_TXQ_TOKEN_COUNT_REG(txq->id), 0x3fffffff); | |
2241 | ||
2242 | /* Set Tx descriptors queue starting address */ | |
2243 | mvreg_write(pp, MVNETA_TXQ_BASE_ADDR_REG(txq->id), txq->descs_phys); | |
2244 | mvreg_write(pp, MVNETA_TXQ_SIZE_REG(txq->id), txq->size); | |
2245 | ||
2246 | txq->tx_skb = kmalloc(txq->size * sizeof(*txq->tx_skb), GFP_KERNEL); | |
2247 | if (txq->tx_skb == NULL) { | |
2248 | dma_free_coherent(pp->dev->dev.parent, | |
2249 | txq->size * MVNETA_DESC_ALIGNED_SIZE, | |
2250 | txq->descs, txq->descs_phys); | |
2251 | return -ENOMEM; | |
2252 | } | |
2adb719d EG |
2253 | |
2254 | /* Allocate DMA buffers for TSO MAC/IP/TCP headers */ | |
2255 | txq->tso_hdrs = dma_alloc_coherent(pp->dev->dev.parent, | |
2256 | txq->size * TSO_HEADER_SIZE, | |
2257 | &txq->tso_hdrs_phys, GFP_KERNEL); | |
2258 | if (txq->tso_hdrs == NULL) { | |
2259 | kfree(txq->tx_skb); | |
2260 | dma_free_coherent(pp->dev->dev.parent, | |
2261 | txq->size * MVNETA_DESC_ALIGNED_SIZE, | |
2262 | txq->descs, txq->descs_phys); | |
2263 | return -ENOMEM; | |
2264 | } | |
c5aff182 TP |
2265 | mvneta_tx_done_pkts_coal_set(pp, txq, txq->done_pkts_coal); |
2266 | ||
2267 | return 0; | |
2268 | } | |
2269 | ||
2270 | /* Free allocated resources when mvneta_txq_init() fails to allocate memory*/ | |
2271 | static void mvneta_txq_deinit(struct mvneta_port *pp, | |
2272 | struct mvneta_tx_queue *txq) | |
2273 | { | |
2274 | kfree(txq->tx_skb); | |
2275 | ||
2adb719d EG |
2276 | if (txq->tso_hdrs) |
2277 | dma_free_coherent(pp->dev->dev.parent, | |
2278 | txq->size * TSO_HEADER_SIZE, | |
2279 | txq->tso_hdrs, txq->tso_hdrs_phys); | |
c5aff182 TP |
2280 | if (txq->descs) |
2281 | dma_free_coherent(pp->dev->dev.parent, | |
2282 | txq->size * MVNETA_DESC_ALIGNED_SIZE, | |
2283 | txq->descs, txq->descs_phys); | |
2284 | ||
2285 | txq->descs = NULL; | |
2286 | txq->last_desc = 0; | |
2287 | txq->next_desc_to_proc = 0; | |
2288 | txq->descs_phys = 0; | |
2289 | ||
2290 | /* Set minimum bandwidth for disabled TXQs */ | |
2291 | mvreg_write(pp, MVETH_TXQ_TOKEN_CFG_REG(txq->id), 0); | |
2292 | mvreg_write(pp, MVETH_TXQ_TOKEN_COUNT_REG(txq->id), 0); | |
2293 | ||
2294 | /* Set Tx descriptors queue starting address and size */ | |
2295 | mvreg_write(pp, MVNETA_TXQ_BASE_ADDR_REG(txq->id), 0); | |
2296 | mvreg_write(pp, MVNETA_TXQ_SIZE_REG(txq->id), 0); | |
2297 | } | |
2298 | ||
2299 | /* Cleanup all Tx queues */ | |
2300 | static void mvneta_cleanup_txqs(struct mvneta_port *pp) | |
2301 | { | |
2302 | int queue; | |
2303 | ||
2304 | for (queue = 0; queue < txq_number; queue++) | |
2305 | mvneta_txq_deinit(pp, &pp->txqs[queue]); | |
2306 | } | |
2307 | ||
2308 | /* Cleanup all Rx queues */ | |
2309 | static void mvneta_cleanup_rxqs(struct mvneta_port *pp) | |
2310 | { | |
2311 | int queue; | |
2312 | ||
2313 | for (queue = 0; queue < rxq_number; queue++) | |
2314 | mvneta_rxq_deinit(pp, &pp->rxqs[queue]); | |
2315 | } | |
2316 | ||
2317 | ||
2318 | /* Init all Rx queues */ | |
2319 | static int mvneta_setup_rxqs(struct mvneta_port *pp) | |
2320 | { | |
2321 | int queue; | |
2322 | ||
2323 | for (queue = 0; queue < rxq_number; queue++) { | |
2324 | int err = mvneta_rxq_init(pp, &pp->rxqs[queue]); | |
2325 | if (err) { | |
2326 | netdev_err(pp->dev, "%s: can't create rxq=%d\n", | |
2327 | __func__, queue); | |
2328 | mvneta_cleanup_rxqs(pp); | |
2329 | return err; | |
2330 | } | |
2331 | } | |
2332 | ||
2333 | return 0; | |
2334 | } | |
2335 | ||
2336 | /* Init all tx queues */ | |
2337 | static int mvneta_setup_txqs(struct mvneta_port *pp) | |
2338 | { | |
2339 | int queue; | |
2340 | ||
2341 | for (queue = 0; queue < txq_number; queue++) { | |
2342 | int err = mvneta_txq_init(pp, &pp->txqs[queue]); | |
2343 | if (err) { | |
2344 | netdev_err(pp->dev, "%s: can't create txq=%d\n", | |
2345 | __func__, queue); | |
2346 | mvneta_cleanup_txqs(pp); | |
2347 | return err; | |
2348 | } | |
2349 | } | |
2350 | ||
2351 | return 0; | |
2352 | } | |
2353 | ||
2354 | static void mvneta_start_dev(struct mvneta_port *pp) | |
2355 | { | |
2356 | mvneta_max_rx_size_set(pp, pp->pkt_size); | |
2357 | mvneta_txq_max_tx_size_set(pp, pp->pkt_size); | |
2358 | ||
2359 | /* start the Rx/Tx activity */ | |
2360 | mvneta_port_enable(pp); | |
2361 | ||
2362 | /* Enable polling on the port */ | |
2363 | napi_enable(&pp->napi); | |
2364 | ||
2365 | /* Unmask interrupts */ | |
2366 | mvreg_write(pp, MVNETA_INTR_NEW_MASK, | |
71f6d1b3 | 2367 | MVNETA_RX_INTR_MASK(rxq_number) | MVNETA_TX_INTR_MASK(txq_number)); |
c5aff182 TP |
2368 | |
2369 | phy_start(pp->phy_dev); | |
2370 | netif_tx_start_all_queues(pp->dev); | |
2371 | } | |
2372 | ||
2373 | static void mvneta_stop_dev(struct mvneta_port *pp) | |
2374 | { | |
2375 | phy_stop(pp->phy_dev); | |
2376 | ||
2377 | napi_disable(&pp->napi); | |
2378 | ||
2379 | netif_carrier_off(pp->dev); | |
2380 | ||
2381 | mvneta_port_down(pp); | |
2382 | netif_tx_stop_all_queues(pp->dev); | |
2383 | ||
2384 | /* Stop the port activity */ | |
2385 | mvneta_port_disable(pp); | |
2386 | ||
2387 | /* Clear all ethernet port interrupts */ | |
2388 | mvreg_write(pp, MVNETA_INTR_MISC_CAUSE, 0); | |
2389 | mvreg_write(pp, MVNETA_INTR_OLD_CAUSE, 0); | |
2390 | ||
2391 | /* Mask all ethernet port interrupts */ | |
2392 | mvreg_write(pp, MVNETA_INTR_NEW_MASK, 0); | |
2393 | mvreg_write(pp, MVNETA_INTR_OLD_MASK, 0); | |
2394 | mvreg_write(pp, MVNETA_INTR_MISC_MASK, 0); | |
2395 | ||
2396 | mvneta_tx_reset(pp); | |
2397 | mvneta_rx_reset(pp); | |
2398 | } | |
2399 | ||
c5aff182 TP |
2400 | /* Return positive if MTU is valid */ |
2401 | static int mvneta_check_mtu_valid(struct net_device *dev, int mtu) | |
2402 | { | |
2403 | if (mtu < 68) { | |
2404 | netdev_err(dev, "cannot change mtu to less than 68\n"); | |
2405 | return -EINVAL; | |
2406 | } | |
2407 | ||
6a20c175 | 2408 | /* 9676 == 9700 - 20 and rounding to 8 */ |
c5aff182 TP |
2409 | if (mtu > 9676) { |
2410 | netdev_info(dev, "Illegal MTU value %d, round to 9676\n", mtu); | |
2411 | mtu = 9676; | |
2412 | } | |
2413 | ||
2414 | if (!IS_ALIGNED(MVNETA_RX_PKT_SIZE(mtu), 8)) { | |
2415 | netdev_info(dev, "Illegal MTU value %d, rounding to %d\n", | |
2416 | mtu, ALIGN(MVNETA_RX_PKT_SIZE(mtu), 8)); | |
2417 | mtu = ALIGN(MVNETA_RX_PKT_SIZE(mtu), 8); | |
2418 | } | |
2419 | ||
2420 | return mtu; | |
2421 | } | |
2422 | ||
2423 | /* Change the device mtu */ | |
2424 | static int mvneta_change_mtu(struct net_device *dev, int mtu) | |
2425 | { | |
2426 | struct mvneta_port *pp = netdev_priv(dev); | |
2427 | int ret; | |
2428 | ||
2429 | mtu = mvneta_check_mtu_valid(dev, mtu); | |
2430 | if (mtu < 0) | |
2431 | return -EINVAL; | |
2432 | ||
2433 | dev->mtu = mtu; | |
2434 | ||
2435 | if (!netif_running(dev)) | |
2436 | return 0; | |
2437 | ||
6a20c175 | 2438 | /* The interface is running, so we have to force a |
a92dbd96 | 2439 | * reallocation of the queues |
c5aff182 TP |
2440 | */ |
2441 | mvneta_stop_dev(pp); | |
2442 | ||
2443 | mvneta_cleanup_txqs(pp); | |
2444 | mvneta_cleanup_rxqs(pp); | |
2445 | ||
a92dbd96 | 2446 | pp->pkt_size = MVNETA_RX_PKT_SIZE(dev->mtu); |
8ec2cd48 | 2447 | pp->frag_size = SKB_DATA_ALIGN(MVNETA_RX_BUF_SIZE(pp->pkt_size)) + |
2448 | SKB_DATA_ALIGN(sizeof(struct skb_shared_info)); | |
c5aff182 TP |
2449 | |
2450 | ret = mvneta_setup_rxqs(pp); | |
2451 | if (ret) { | |
a92dbd96 | 2452 | netdev_err(dev, "unable to setup rxqs after MTU change\n"); |
c5aff182 TP |
2453 | return ret; |
2454 | } | |
2455 | ||
a92dbd96 EG |
2456 | ret = mvneta_setup_txqs(pp); |
2457 | if (ret) { | |
2458 | netdev_err(dev, "unable to setup txqs after MTU change\n"); | |
2459 | return ret; | |
2460 | } | |
c5aff182 TP |
2461 | |
2462 | mvneta_start_dev(pp); | |
2463 | mvneta_port_up(pp); | |
2464 | ||
2465 | return 0; | |
2466 | } | |
2467 | ||
8cc3e439 TP |
2468 | /* Get mac address */ |
2469 | static void mvneta_get_mac_addr(struct mvneta_port *pp, unsigned char *addr) | |
2470 | { | |
2471 | u32 mac_addr_l, mac_addr_h; | |
2472 | ||
2473 | mac_addr_l = mvreg_read(pp, MVNETA_MAC_ADDR_LOW); | |
2474 | mac_addr_h = mvreg_read(pp, MVNETA_MAC_ADDR_HIGH); | |
2475 | addr[0] = (mac_addr_h >> 24) & 0xFF; | |
2476 | addr[1] = (mac_addr_h >> 16) & 0xFF; | |
2477 | addr[2] = (mac_addr_h >> 8) & 0xFF; | |
2478 | addr[3] = mac_addr_h & 0xFF; | |
2479 | addr[4] = (mac_addr_l >> 8) & 0xFF; | |
2480 | addr[5] = mac_addr_l & 0xFF; | |
2481 | } | |
2482 | ||
c5aff182 TP |
2483 | /* Handle setting mac address */ |
2484 | static int mvneta_set_mac_addr(struct net_device *dev, void *addr) | |
2485 | { | |
2486 | struct mvneta_port *pp = netdev_priv(dev); | |
e68de360 EG |
2487 | struct sockaddr *sockaddr = addr; |
2488 | int ret; | |
c5aff182 | 2489 | |
e68de360 EG |
2490 | ret = eth_prepare_mac_addr_change(dev, addr); |
2491 | if (ret < 0) | |
2492 | return ret; | |
c5aff182 TP |
2493 | /* Remove previous address table entry */ |
2494 | mvneta_mac_addr_set(pp, dev->dev_addr, -1); | |
2495 | ||
2496 | /* Set new addr in hw */ | |
e68de360 | 2497 | mvneta_mac_addr_set(pp, sockaddr->sa_data, rxq_def); |
c5aff182 | 2498 | |
e68de360 | 2499 | eth_commit_mac_addr_change(dev, addr); |
c5aff182 TP |
2500 | return 0; |
2501 | } | |
2502 | ||
2503 | static void mvneta_adjust_link(struct net_device *ndev) | |
2504 | { | |
2505 | struct mvneta_port *pp = netdev_priv(ndev); | |
2506 | struct phy_device *phydev = pp->phy_dev; | |
2507 | int status_change = 0; | |
2508 | ||
2509 | if (phydev->link) { | |
2510 | if ((pp->speed != phydev->speed) || | |
2511 | (pp->duplex != phydev->duplex)) { | |
2512 | u32 val; | |
2513 | ||
2514 | val = mvreg_read(pp, MVNETA_GMAC_AUTONEG_CONFIG); | |
2515 | val &= ~(MVNETA_GMAC_CONFIG_MII_SPEED | | |
2516 | MVNETA_GMAC_CONFIG_GMII_SPEED | | |
71408602 TP |
2517 | MVNETA_GMAC_CONFIG_FULL_DUPLEX | |
2518 | MVNETA_GMAC_AN_SPEED_EN | | |
2519 | MVNETA_GMAC_AN_DUPLEX_EN); | |
c5aff182 TP |
2520 | |
2521 | if (phydev->duplex) | |
2522 | val |= MVNETA_GMAC_CONFIG_FULL_DUPLEX; | |
2523 | ||
2524 | if (phydev->speed == SPEED_1000) | |
2525 | val |= MVNETA_GMAC_CONFIG_GMII_SPEED; | |
2526 | else | |
2527 | val |= MVNETA_GMAC_CONFIG_MII_SPEED; | |
2528 | ||
2529 | mvreg_write(pp, MVNETA_GMAC_AUTONEG_CONFIG, val); | |
2530 | ||
2531 | pp->duplex = phydev->duplex; | |
2532 | pp->speed = phydev->speed; | |
2533 | } | |
2534 | } | |
2535 | ||
2536 | if (phydev->link != pp->link) { | |
2537 | if (!phydev->link) { | |
2538 | pp->duplex = -1; | |
2539 | pp->speed = 0; | |
2540 | } | |
2541 | ||
2542 | pp->link = phydev->link; | |
2543 | status_change = 1; | |
2544 | } | |
2545 | ||
2546 | if (status_change) { | |
2547 | if (phydev->link) { | |
2548 | u32 val = mvreg_read(pp, MVNETA_GMAC_AUTONEG_CONFIG); | |
2549 | val |= (MVNETA_GMAC_FORCE_LINK_PASS | | |
2550 | MVNETA_GMAC_FORCE_LINK_DOWN); | |
2551 | mvreg_write(pp, MVNETA_GMAC_AUTONEG_CONFIG, val); | |
2552 | mvneta_port_up(pp); | |
2553 | netdev_info(pp->dev, "link up\n"); | |
2554 | } else { | |
2555 | mvneta_port_down(pp); | |
2556 | netdev_info(pp->dev, "link down\n"); | |
2557 | } | |
2558 | } | |
2559 | } | |
2560 | ||
2561 | static int mvneta_mdio_probe(struct mvneta_port *pp) | |
2562 | { | |
2563 | struct phy_device *phy_dev; | |
2564 | ||
2565 | phy_dev = of_phy_connect(pp->dev, pp->phy_node, mvneta_adjust_link, 0, | |
2566 | pp->phy_interface); | |
2567 | if (!phy_dev) { | |
2568 | netdev_err(pp->dev, "could not find the PHY\n"); | |
2569 | return -ENODEV; | |
2570 | } | |
2571 | ||
2572 | phy_dev->supported &= PHY_GBIT_FEATURES; | |
2573 | phy_dev->advertising = phy_dev->supported; | |
2574 | ||
2575 | pp->phy_dev = phy_dev; | |
2576 | pp->link = 0; | |
2577 | pp->duplex = 0; | |
2578 | pp->speed = 0; | |
2579 | ||
2580 | return 0; | |
2581 | } | |
2582 | ||
2583 | static void mvneta_mdio_remove(struct mvneta_port *pp) | |
2584 | { | |
2585 | phy_disconnect(pp->phy_dev); | |
2586 | pp->phy_dev = NULL; | |
2587 | } | |
2588 | ||
2589 | static int mvneta_open(struct net_device *dev) | |
2590 | { | |
2591 | struct mvneta_port *pp = netdev_priv(dev); | |
2592 | int ret; | |
2593 | ||
c5aff182 | 2594 | pp->pkt_size = MVNETA_RX_PKT_SIZE(pp->dev->mtu); |
8ec2cd48 | 2595 | pp->frag_size = SKB_DATA_ALIGN(MVNETA_RX_BUF_SIZE(pp->pkt_size)) + |
2596 | SKB_DATA_ALIGN(sizeof(struct skb_shared_info)); | |
c5aff182 TP |
2597 | |
2598 | ret = mvneta_setup_rxqs(pp); | |
2599 | if (ret) | |
2600 | return ret; | |
2601 | ||
2602 | ret = mvneta_setup_txqs(pp); | |
2603 | if (ret) | |
2604 | goto err_cleanup_rxqs; | |
2605 | ||
2606 | /* Connect to port interrupt line */ | |
2607 | ret = request_irq(pp->dev->irq, mvneta_isr, 0, | |
2608 | MVNETA_DRIVER_NAME, pp); | |
2609 | if (ret) { | |
2610 | netdev_err(pp->dev, "cannot request irq %d\n", pp->dev->irq); | |
2611 | goto err_cleanup_txqs; | |
2612 | } | |
2613 | ||
2614 | /* In default link is down */ | |
2615 | netif_carrier_off(pp->dev); | |
2616 | ||
2617 | ret = mvneta_mdio_probe(pp); | |
2618 | if (ret < 0) { | |
2619 | netdev_err(dev, "cannot probe MDIO bus\n"); | |
2620 | goto err_free_irq; | |
2621 | } | |
2622 | ||
2623 | mvneta_start_dev(pp); | |
2624 | ||
2625 | return 0; | |
2626 | ||
2627 | err_free_irq: | |
2628 | free_irq(pp->dev->irq, pp); | |
2629 | err_cleanup_txqs: | |
2630 | mvneta_cleanup_txqs(pp); | |
2631 | err_cleanup_rxqs: | |
2632 | mvneta_cleanup_rxqs(pp); | |
2633 | return ret; | |
2634 | } | |
2635 | ||
2636 | /* Stop the port, free port interrupt line */ | |
2637 | static int mvneta_stop(struct net_device *dev) | |
2638 | { | |
2639 | struct mvneta_port *pp = netdev_priv(dev); | |
2640 | ||
2641 | mvneta_stop_dev(pp); | |
2642 | mvneta_mdio_remove(pp); | |
2643 | free_irq(dev->irq, pp); | |
2644 | mvneta_cleanup_rxqs(pp); | |
2645 | mvneta_cleanup_txqs(pp); | |
c5aff182 TP |
2646 | |
2647 | return 0; | |
2648 | } | |
2649 | ||
15f59456 TP |
2650 | static int mvneta_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) |
2651 | { | |
2652 | struct mvneta_port *pp = netdev_priv(dev); | |
2653 | int ret; | |
2654 | ||
2655 | if (!pp->phy_dev) | |
2656 | return -ENOTSUPP; | |
2657 | ||
2658 | ret = phy_mii_ioctl(pp->phy_dev, ifr, cmd); | |
2659 | if (!ret) | |
2660 | mvneta_adjust_link(dev); | |
2661 | ||
2662 | return ret; | |
2663 | } | |
2664 | ||
c5aff182 TP |
2665 | /* Ethtool methods */ |
2666 | ||
2667 | /* Get settings (phy address, speed) for ethtools */ | |
2668 | int mvneta_ethtool_get_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
2669 | { | |
2670 | struct mvneta_port *pp = netdev_priv(dev); | |
2671 | ||
2672 | if (!pp->phy_dev) | |
2673 | return -ENODEV; | |
2674 | ||
2675 | return phy_ethtool_gset(pp->phy_dev, cmd); | |
2676 | } | |
2677 | ||
2678 | /* Set settings (phy address, speed) for ethtools */ | |
2679 | int mvneta_ethtool_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
2680 | { | |
2681 | struct mvneta_port *pp = netdev_priv(dev); | |
2682 | ||
2683 | if (!pp->phy_dev) | |
2684 | return -ENODEV; | |
2685 | ||
2686 | return phy_ethtool_sset(pp->phy_dev, cmd); | |
2687 | } | |
2688 | ||
2689 | /* Set interrupt coalescing for ethtools */ | |
2690 | static int mvneta_ethtool_set_coalesce(struct net_device *dev, | |
2691 | struct ethtool_coalesce *c) | |
2692 | { | |
2693 | struct mvneta_port *pp = netdev_priv(dev); | |
2694 | int queue; | |
2695 | ||
2696 | for (queue = 0; queue < rxq_number; queue++) { | |
2697 | struct mvneta_rx_queue *rxq = &pp->rxqs[queue]; | |
2698 | rxq->time_coal = c->rx_coalesce_usecs; | |
2699 | rxq->pkts_coal = c->rx_max_coalesced_frames; | |
2700 | mvneta_rx_pkts_coal_set(pp, rxq, rxq->pkts_coal); | |
2701 | mvneta_rx_time_coal_set(pp, rxq, rxq->time_coal); | |
2702 | } | |
2703 | ||
2704 | for (queue = 0; queue < txq_number; queue++) { | |
2705 | struct mvneta_tx_queue *txq = &pp->txqs[queue]; | |
2706 | txq->done_pkts_coal = c->tx_max_coalesced_frames; | |
2707 | mvneta_tx_done_pkts_coal_set(pp, txq, txq->done_pkts_coal); | |
2708 | } | |
2709 | ||
2710 | return 0; | |
2711 | } | |
2712 | ||
2713 | /* get coalescing for ethtools */ | |
2714 | static int mvneta_ethtool_get_coalesce(struct net_device *dev, | |
2715 | struct ethtool_coalesce *c) | |
2716 | { | |
2717 | struct mvneta_port *pp = netdev_priv(dev); | |
2718 | ||
2719 | c->rx_coalesce_usecs = pp->rxqs[0].time_coal; | |
2720 | c->rx_max_coalesced_frames = pp->rxqs[0].pkts_coal; | |
2721 | ||
2722 | c->tx_max_coalesced_frames = pp->txqs[0].done_pkts_coal; | |
2723 | return 0; | |
2724 | } | |
2725 | ||
2726 | ||
2727 | static void mvneta_ethtool_get_drvinfo(struct net_device *dev, | |
2728 | struct ethtool_drvinfo *drvinfo) | |
2729 | { | |
2730 | strlcpy(drvinfo->driver, MVNETA_DRIVER_NAME, | |
2731 | sizeof(drvinfo->driver)); | |
2732 | strlcpy(drvinfo->version, MVNETA_DRIVER_VERSION, | |
2733 | sizeof(drvinfo->version)); | |
2734 | strlcpy(drvinfo->bus_info, dev_name(&dev->dev), | |
2735 | sizeof(drvinfo->bus_info)); | |
2736 | } | |
2737 | ||
2738 | ||
2739 | static void mvneta_ethtool_get_ringparam(struct net_device *netdev, | |
2740 | struct ethtool_ringparam *ring) | |
2741 | { | |
2742 | struct mvneta_port *pp = netdev_priv(netdev); | |
2743 | ||
2744 | ring->rx_max_pending = MVNETA_MAX_RXD; | |
2745 | ring->tx_max_pending = MVNETA_MAX_TXD; | |
2746 | ring->rx_pending = pp->rx_ring_size; | |
2747 | ring->tx_pending = pp->tx_ring_size; | |
2748 | } | |
2749 | ||
2750 | static int mvneta_ethtool_set_ringparam(struct net_device *dev, | |
2751 | struct ethtool_ringparam *ring) | |
2752 | { | |
2753 | struct mvneta_port *pp = netdev_priv(dev); | |
2754 | ||
2755 | if ((ring->rx_pending == 0) || (ring->tx_pending == 0)) | |
2756 | return -EINVAL; | |
2757 | pp->rx_ring_size = ring->rx_pending < MVNETA_MAX_RXD ? | |
2758 | ring->rx_pending : MVNETA_MAX_RXD; | |
8eef5f97 EG |
2759 | |
2760 | pp->tx_ring_size = clamp_t(u16, ring->tx_pending, | |
2761 | MVNETA_MAX_SKB_DESCS * 2, MVNETA_MAX_TXD); | |
2762 | if (pp->tx_ring_size != ring->tx_pending) | |
2763 | netdev_warn(dev, "TX queue size set to %u (requested %u)\n", | |
2764 | pp->tx_ring_size, ring->tx_pending); | |
c5aff182 TP |
2765 | |
2766 | if (netif_running(dev)) { | |
2767 | mvneta_stop(dev); | |
2768 | if (mvneta_open(dev)) { | |
2769 | netdev_err(dev, | |
2770 | "error on opening device after ring param change\n"); | |
2771 | return -ENOMEM; | |
2772 | } | |
2773 | } | |
2774 | ||
2775 | return 0; | |
2776 | } | |
2777 | ||
2778 | static const struct net_device_ops mvneta_netdev_ops = { | |
2779 | .ndo_open = mvneta_open, | |
2780 | .ndo_stop = mvneta_stop, | |
2781 | .ndo_start_xmit = mvneta_tx, | |
2782 | .ndo_set_rx_mode = mvneta_set_rx_mode, | |
2783 | .ndo_set_mac_address = mvneta_set_mac_addr, | |
2784 | .ndo_change_mtu = mvneta_change_mtu, | |
c5aff182 | 2785 | .ndo_get_stats64 = mvneta_get_stats64, |
15f59456 | 2786 | .ndo_do_ioctl = mvneta_ioctl, |
c5aff182 TP |
2787 | }; |
2788 | ||
2789 | const struct ethtool_ops mvneta_eth_tool_ops = { | |
2790 | .get_link = ethtool_op_get_link, | |
2791 | .get_settings = mvneta_ethtool_get_settings, | |
2792 | .set_settings = mvneta_ethtool_set_settings, | |
2793 | .set_coalesce = mvneta_ethtool_set_coalesce, | |
2794 | .get_coalesce = mvneta_ethtool_get_coalesce, | |
2795 | .get_drvinfo = mvneta_ethtool_get_drvinfo, | |
2796 | .get_ringparam = mvneta_ethtool_get_ringparam, | |
2797 | .set_ringparam = mvneta_ethtool_set_ringparam, | |
2798 | }; | |
2799 | ||
2800 | /* Initialize hw */ | |
9672850b | 2801 | static int mvneta_init(struct device *dev, struct mvneta_port *pp) |
c5aff182 TP |
2802 | { |
2803 | int queue; | |
2804 | ||
2805 | /* Disable port */ | |
2806 | mvneta_port_disable(pp); | |
2807 | ||
2808 | /* Set port default values */ | |
2809 | mvneta_defaults_set(pp); | |
2810 | ||
9672850b EG |
2811 | pp->txqs = devm_kcalloc(dev, txq_number, sizeof(struct mvneta_tx_queue), |
2812 | GFP_KERNEL); | |
c5aff182 TP |
2813 | if (!pp->txqs) |
2814 | return -ENOMEM; | |
2815 | ||
2816 | /* Initialize TX descriptor rings */ | |
2817 | for (queue = 0; queue < txq_number; queue++) { | |
2818 | struct mvneta_tx_queue *txq = &pp->txqs[queue]; | |
2819 | txq->id = queue; | |
2820 | txq->size = pp->tx_ring_size; | |
2821 | txq->done_pkts_coal = MVNETA_TXDONE_COAL_PKTS; | |
2822 | } | |
2823 | ||
9672850b EG |
2824 | pp->rxqs = devm_kcalloc(dev, rxq_number, sizeof(struct mvneta_rx_queue), |
2825 | GFP_KERNEL); | |
2826 | if (!pp->rxqs) | |
c5aff182 | 2827 | return -ENOMEM; |
c5aff182 TP |
2828 | |
2829 | /* Create Rx descriptor rings */ | |
2830 | for (queue = 0; queue < rxq_number; queue++) { | |
2831 | struct mvneta_rx_queue *rxq = &pp->rxqs[queue]; | |
2832 | rxq->id = queue; | |
2833 | rxq->size = pp->rx_ring_size; | |
2834 | rxq->pkts_coal = MVNETA_RX_COAL_PKTS; | |
2835 | rxq->time_coal = MVNETA_RX_COAL_USEC; | |
2836 | } | |
2837 | ||
2838 | return 0; | |
2839 | } | |
2840 | ||
c5aff182 | 2841 | /* platform glue : initialize decoding windows */ |
03ce758e GK |
2842 | static void mvneta_conf_mbus_windows(struct mvneta_port *pp, |
2843 | const struct mbus_dram_target_info *dram) | |
c5aff182 TP |
2844 | { |
2845 | u32 win_enable; | |
2846 | u32 win_protect; | |
2847 | int i; | |
2848 | ||
2849 | for (i = 0; i < 6; i++) { | |
2850 | mvreg_write(pp, MVNETA_WIN_BASE(i), 0); | |
2851 | mvreg_write(pp, MVNETA_WIN_SIZE(i), 0); | |
2852 | ||
2853 | if (i < 4) | |
2854 | mvreg_write(pp, MVNETA_WIN_REMAP(i), 0); | |
2855 | } | |
2856 | ||
2857 | win_enable = 0x3f; | |
2858 | win_protect = 0; | |
2859 | ||
2860 | for (i = 0; i < dram->num_cs; i++) { | |
2861 | const struct mbus_dram_window *cs = dram->cs + i; | |
2862 | mvreg_write(pp, MVNETA_WIN_BASE(i), (cs->base & 0xffff0000) | | |
2863 | (cs->mbus_attr << 8) | dram->mbus_dram_target_id); | |
2864 | ||
2865 | mvreg_write(pp, MVNETA_WIN_SIZE(i), | |
2866 | (cs->size - 1) & 0xffff0000); | |
2867 | ||
2868 | win_enable &= ~(1 << i); | |
2869 | win_protect |= 3 << (2 * i); | |
2870 | } | |
2871 | ||
2872 | mvreg_write(pp, MVNETA_BASE_ADDR_ENABLE, win_enable); | |
2873 | } | |
2874 | ||
2875 | /* Power up the port */ | |
3f1dd4bc | 2876 | static int mvneta_port_power_up(struct mvneta_port *pp, int phy_mode) |
c5aff182 | 2877 | { |
3f1dd4bc | 2878 | u32 ctrl; |
c5aff182 TP |
2879 | |
2880 | /* MAC Cause register should be cleared */ | |
2881 | mvreg_write(pp, MVNETA_UNIT_INTR_CAUSE, 0); | |
2882 | ||
3f1dd4bc | 2883 | ctrl = mvreg_read(pp, MVNETA_GMAC_CTRL_2); |
c5aff182 | 2884 | |
3f1dd4bc TP |
2885 | /* Even though it might look weird, when we're configured in |
2886 | * SGMII or QSGMII mode, the RGMII bit needs to be set. | |
2887 | */ | |
2888 | switch(phy_mode) { | |
2889 | case PHY_INTERFACE_MODE_QSGMII: | |
2890 | mvreg_write(pp, MVNETA_SERDES_CFG, MVNETA_QSGMII_SERDES_PROTO); | |
2891 | ctrl |= MVNETA_GMAC2_PCS_ENABLE | MVNETA_GMAC2_PORT_RGMII; | |
2892 | break; | |
2893 | case PHY_INTERFACE_MODE_SGMII: | |
2894 | mvreg_write(pp, MVNETA_SERDES_CFG, MVNETA_SGMII_SERDES_PROTO); | |
2895 | ctrl |= MVNETA_GMAC2_PCS_ENABLE | MVNETA_GMAC2_PORT_RGMII; | |
2896 | break; | |
2897 | case PHY_INTERFACE_MODE_RGMII: | |
2898 | case PHY_INTERFACE_MODE_RGMII_ID: | |
2899 | ctrl |= MVNETA_GMAC2_PORT_RGMII; | |
2900 | break; | |
2901 | default: | |
2902 | return -EINVAL; | |
2903 | } | |
c5aff182 TP |
2904 | |
2905 | /* Cancel Port Reset */ | |
3f1dd4bc TP |
2906 | ctrl &= ~MVNETA_GMAC2_PORT_RESET; |
2907 | mvreg_write(pp, MVNETA_GMAC_CTRL_2, ctrl); | |
c5aff182 TP |
2908 | |
2909 | while ((mvreg_read(pp, MVNETA_GMAC_CTRL_2) & | |
2910 | MVNETA_GMAC2_PORT_RESET) != 0) | |
2911 | continue; | |
3f1dd4bc TP |
2912 | |
2913 | return 0; | |
c5aff182 TP |
2914 | } |
2915 | ||
2916 | /* Device initialization routine */ | |
03ce758e | 2917 | static int mvneta_probe(struct platform_device *pdev) |
c5aff182 TP |
2918 | { |
2919 | const struct mbus_dram_target_info *dram_target_info; | |
c3f0dd38 | 2920 | struct resource *res; |
c5aff182 TP |
2921 | struct device_node *dn = pdev->dev.of_node; |
2922 | struct device_node *phy_node; | |
c5aff182 TP |
2923 | struct mvneta_port *pp; |
2924 | struct net_device *dev; | |
8cc3e439 TP |
2925 | const char *dt_mac_addr; |
2926 | char hw_mac_addr[ETH_ALEN]; | |
2927 | const char *mac_from; | |
c5aff182 TP |
2928 | int phy_mode; |
2929 | int err; | |
2930 | ||
6a20c175 | 2931 | /* Our multiqueue support is not complete, so for now, only |
c5aff182 TP |
2932 | * allow the usage of the first RX queue |
2933 | */ | |
2934 | if (rxq_def != 0) { | |
2935 | dev_err(&pdev->dev, "Invalid rxq_def argument: %d\n", rxq_def); | |
2936 | return -EINVAL; | |
2937 | } | |
2938 | ||
ee40a116 | 2939 | dev = alloc_etherdev_mqs(sizeof(struct mvneta_port), txq_number, rxq_number); |
c5aff182 TP |
2940 | if (!dev) |
2941 | return -ENOMEM; | |
2942 | ||
2943 | dev->irq = irq_of_parse_and_map(dn, 0); | |
2944 | if (dev->irq == 0) { | |
2945 | err = -EINVAL; | |
2946 | goto err_free_netdev; | |
2947 | } | |
2948 | ||
2949 | phy_node = of_parse_phandle(dn, "phy", 0); | |
2950 | if (!phy_node) { | |
83895bed TP |
2951 | if (!of_phy_is_fixed_link(dn)) { |
2952 | dev_err(&pdev->dev, "no PHY specified\n"); | |
2953 | err = -ENODEV; | |
2954 | goto err_free_irq; | |
2955 | } | |
2956 | ||
2957 | err = of_phy_register_fixed_link(dn); | |
2958 | if (err < 0) { | |
2959 | dev_err(&pdev->dev, "cannot register fixed PHY\n"); | |
2960 | goto err_free_irq; | |
2961 | } | |
2962 | ||
2963 | /* In the case of a fixed PHY, the DT node associated | |
2964 | * to the PHY is the Ethernet MAC DT node. | |
2965 | */ | |
2966 | phy_node = dn; | |
c5aff182 TP |
2967 | } |
2968 | ||
2969 | phy_mode = of_get_phy_mode(dn); | |
2970 | if (phy_mode < 0) { | |
2971 | dev_err(&pdev->dev, "incorrect phy-mode\n"); | |
2972 | err = -EINVAL; | |
2973 | goto err_free_irq; | |
2974 | } | |
2975 | ||
c5aff182 TP |
2976 | dev->tx_queue_len = MVNETA_MAX_TXD; |
2977 | dev->watchdog_timeo = 5 * HZ; | |
2978 | dev->netdev_ops = &mvneta_netdev_ops; | |
2979 | ||
7ad24ea4 | 2980 | dev->ethtool_ops = &mvneta_eth_tool_ops; |
c5aff182 TP |
2981 | |
2982 | pp = netdev_priv(dev); | |
c5aff182 TP |
2983 | pp->phy_node = phy_node; |
2984 | pp->phy_interface = phy_mode; | |
2985 | ||
189dd626 TP |
2986 | pp->clk = devm_clk_get(&pdev->dev, NULL); |
2987 | if (IS_ERR(pp->clk)) { | |
2988 | err = PTR_ERR(pp->clk); | |
5445eaf3 | 2989 | goto err_free_irq; |
189dd626 TP |
2990 | } |
2991 | ||
2992 | clk_prepare_enable(pp->clk); | |
2993 | ||
c3f0dd38 TP |
2994 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
2995 | pp->base = devm_ioremap_resource(&pdev->dev, res); | |
2996 | if (IS_ERR(pp->base)) { | |
2997 | err = PTR_ERR(pp->base); | |
5445eaf3 APR |
2998 | goto err_clk; |
2999 | } | |
3000 | ||
74c41b04 | 3001 | /* Alloc per-cpu stats */ |
1c213bd2 | 3002 | pp->stats = netdev_alloc_pcpu_stats(struct mvneta_pcpu_stats); |
74c41b04 | 3003 | if (!pp->stats) { |
3004 | err = -ENOMEM; | |
c3f0dd38 | 3005 | goto err_clk; |
74c41b04 | 3006 | } |
3007 | ||
8cc3e439 | 3008 | dt_mac_addr = of_get_mac_address(dn); |
6c7a9a3c | 3009 | if (dt_mac_addr) { |
8cc3e439 TP |
3010 | mac_from = "device tree"; |
3011 | memcpy(dev->dev_addr, dt_mac_addr, ETH_ALEN); | |
3012 | } else { | |
3013 | mvneta_get_mac_addr(pp, hw_mac_addr); | |
3014 | if (is_valid_ether_addr(hw_mac_addr)) { | |
3015 | mac_from = "hardware"; | |
3016 | memcpy(dev->dev_addr, hw_mac_addr, ETH_ALEN); | |
3017 | } else { | |
3018 | mac_from = "random"; | |
3019 | eth_hw_addr_random(dev); | |
3020 | } | |
3021 | } | |
3022 | ||
c5aff182 TP |
3023 | pp->tx_ring_size = MVNETA_MAX_TXD; |
3024 | pp->rx_ring_size = MVNETA_MAX_RXD; | |
3025 | ||
3026 | pp->dev = dev; | |
3027 | SET_NETDEV_DEV(dev, &pdev->dev); | |
3028 | ||
9672850b EG |
3029 | err = mvneta_init(&pdev->dev, pp); |
3030 | if (err < 0) | |
74c41b04 | 3031 | goto err_free_stats; |
3f1dd4bc TP |
3032 | |
3033 | err = mvneta_port_power_up(pp, phy_mode); | |
3034 | if (err < 0) { | |
3035 | dev_err(&pdev->dev, "can't power up port\n"); | |
9672850b | 3036 | goto err_free_stats; |
3f1dd4bc | 3037 | } |
c5aff182 TP |
3038 | |
3039 | dram_target_info = mv_mbus_dram_info(); | |
3040 | if (dram_target_info) | |
3041 | mvneta_conf_mbus_windows(pp, dram_target_info); | |
3042 | ||
9fa9379d | 3043 | netif_napi_add(dev, &pp->napi, mvneta_poll, NAPI_POLL_WEIGHT); |
c5aff182 | 3044 | |
2adb719d | 3045 | dev->features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO; |
01ef26ca EG |
3046 | dev->hw_features |= dev->features; |
3047 | dev->vlan_features |= dev->features; | |
b50b72de | 3048 | dev->priv_flags |= IFF_UNICAST_FLT; |
8eef5f97 | 3049 | dev->gso_max_segs = MVNETA_MAX_TSO_SEGS; |
b50b72de | 3050 | |
c5aff182 TP |
3051 | err = register_netdev(dev); |
3052 | if (err < 0) { | |
3053 | dev_err(&pdev->dev, "failed to register\n"); | |
9672850b | 3054 | goto err_free_stats; |
c5aff182 TP |
3055 | } |
3056 | ||
8cc3e439 TP |
3057 | netdev_info(dev, "Using %s mac address %pM\n", mac_from, |
3058 | dev->dev_addr); | |
c5aff182 TP |
3059 | |
3060 | platform_set_drvdata(pdev, pp->dev); | |
3061 | ||
3062 | return 0; | |
3063 | ||
74c41b04 | 3064 | err_free_stats: |
3065 | free_percpu(pp->stats); | |
5445eaf3 APR |
3066 | err_clk: |
3067 | clk_disable_unprepare(pp->clk); | |
c5aff182 TP |
3068 | err_free_irq: |
3069 | irq_dispose_mapping(dev->irq); | |
3070 | err_free_netdev: | |
3071 | free_netdev(dev); | |
3072 | return err; | |
3073 | } | |
3074 | ||
3075 | /* Device removal routine */ | |
03ce758e | 3076 | static int mvneta_remove(struct platform_device *pdev) |
c5aff182 TP |
3077 | { |
3078 | struct net_device *dev = platform_get_drvdata(pdev); | |
3079 | struct mvneta_port *pp = netdev_priv(dev); | |
3080 | ||
3081 | unregister_netdev(dev); | |
189dd626 | 3082 | clk_disable_unprepare(pp->clk); |
74c41b04 | 3083 | free_percpu(pp->stats); |
c5aff182 TP |
3084 | irq_dispose_mapping(dev->irq); |
3085 | free_netdev(dev); | |
3086 | ||
c5aff182 TP |
3087 | return 0; |
3088 | } | |
3089 | ||
3090 | static const struct of_device_id mvneta_match[] = { | |
3091 | { .compatible = "marvell,armada-370-neta" }, | |
3092 | { } | |
3093 | }; | |
3094 | MODULE_DEVICE_TABLE(of, mvneta_match); | |
3095 | ||
3096 | static struct platform_driver mvneta_driver = { | |
3097 | .probe = mvneta_probe, | |
03ce758e | 3098 | .remove = mvneta_remove, |
c5aff182 TP |
3099 | .driver = { |
3100 | .name = MVNETA_DRIVER_NAME, | |
3101 | .of_match_table = mvneta_match, | |
3102 | }, | |
3103 | }; | |
3104 | ||
3105 | module_platform_driver(mvneta_driver); | |
3106 | ||
3107 | MODULE_DESCRIPTION("Marvell NETA Ethernet Driver - www.marvell.com"); | |
3108 | MODULE_AUTHOR("Rami Rosen <rosenr@marvell.com>, Thomas Petazzoni <thomas.petazzoni@free-electrons.com>"); | |
3109 | MODULE_LICENSE("GPL"); | |
3110 | ||
3111 | module_param(rxq_number, int, S_IRUGO); | |
3112 | module_param(txq_number, int, S_IRUGO); | |
3113 | ||
3114 | module_param(rxq_def, int, S_IRUGO); | |
f19fadfc | 3115 | module_param(rx_copybreak, int, S_IRUGO | S_IWUSR); |