Commit | Line | Data |
---|---|---|
9a799d71 AK |
1 | /******************************************************************************* |
2 | ||
3 | Intel 10 Gigabit PCI Express Linux driver | |
14438464 | 4 | Copyright(c) 1999 - 2014 Intel Corporation. |
9a799d71 AK |
5 | |
6 | This program is free software; you can redistribute it and/or modify it | |
7 | under the terms and conditions of the GNU General Public License, | |
8 | version 2, as published by the Free Software Foundation. | |
9 | ||
10 | This program is distributed in the hope it will be useful, but WITHOUT | |
11 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | more details. | |
14 | ||
15 | You should have received a copy of the GNU General Public License along with | |
16 | this program; if not, write to the Free Software Foundation, Inc., | |
17 | 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. | |
18 | ||
19 | The full GNU General Public License is included in this distribution in | |
20 | the file called "COPYING". | |
21 | ||
22 | Contact Information: | |
b89aae71 | 23 | Linux NICS <linux.nics@intel.com> |
9a799d71 AK |
24 | e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> |
25 | Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
26 | ||
27 | *******************************************************************************/ | |
28 | ||
29 | #include <linux/pci.h> | |
30 | #include <linux/delay.h> | |
31 | #include <linux/sched.h> | |
32 | ||
9c8eb720 | 33 | #include "ixgbe.h" |
9a799d71 AK |
34 | #include "ixgbe_phy.h" |
35 | ||
36 | #define IXGBE_82598_MAX_TX_QUEUES 32 | |
37 | #define IXGBE_82598_MAX_RX_QUEUES 64 | |
38 | #define IXGBE_82598_RAR_ENTRIES 16 | |
2c5645cf CL |
39 | #define IXGBE_82598_MC_TBL_SIZE 128 |
40 | #define IXGBE_82598_VFT_TBL_SIZE 128 | |
e09ad236 | 41 | #define IXGBE_82598_RX_PB_SIZE 512 |
9a799d71 | 42 | |
8620a103 | 43 | static s32 ixgbe_setup_copper_link_82598(struct ixgbe_hw *hw, |
21ce849b | 44 | ixgbe_link_speed speed, |
21ce849b | 45 | bool autoneg_wait_to_complete); |
c4900be0 DS |
46 | static s32 ixgbe_read_i2c_eeprom_82598(struct ixgbe_hw *hw, u8 byte_offset, |
47 | u8 *eeprom_data); | |
9a799d71 | 48 | |
202ff1ec MC |
49 | /** |
50 | * ixgbe_set_pcie_completion_timeout - set pci-e completion timeout | |
51 | * @hw: pointer to the HW structure | |
52 | * | |
53 | * The defaults for 82598 should be in the range of 50us to 50ms, | |
54 | * however the hardware default for these parts is 500us to 1ms which is less | |
55 | * than the 10ms recommended by the pci-e spec. To address this we need to | |
56 | * increase the value to either 10ms to 250ms for capability version 1 config, | |
57 | * or 16ms to 55ms for version 2. | |
58 | **/ | |
7b25cdba | 59 | static void ixgbe_set_pcie_completion_timeout(struct ixgbe_hw *hw) |
202ff1ec MC |
60 | { |
61 | struct ixgbe_adapter *adapter = hw->back; | |
62 | u32 gcr = IXGBE_READ_REG(hw, IXGBE_GCR); | |
63 | u16 pcie_devctl2; | |
64 | ||
14438464 MR |
65 | if (ixgbe_removed(hw->hw_addr)) |
66 | return; | |
67 | ||
202ff1ec MC |
68 | /* only take action if timeout value is defaulted to 0 */ |
69 | if (gcr & IXGBE_GCR_CMPL_TMOUT_MASK) | |
70 | goto out; | |
71 | ||
72 | /* | |
73 | * if capababilities version is type 1 we can write the | |
74 | * timeout of 10ms to 250ms through the GCR register | |
75 | */ | |
76 | if (!(gcr & IXGBE_GCR_CAP_VER2)) { | |
77 | gcr |= IXGBE_GCR_CMPL_TMOUT_10ms; | |
78 | goto out; | |
79 | } | |
80 | ||
81 | /* | |
82 | * for version 2 capabilities we need to write the config space | |
83 | * directly in order to set the completion timeout value for | |
84 | * 16ms to 55ms | |
85 | */ | |
14438464 MR |
86 | pcie_devctl2 = ixgbe_read_pci_cfg_word(hw, IXGBE_PCI_DEVICE_CONTROL2); |
87 | if (ixgbe_removed(hw->hw_addr)) | |
88 | return; | |
202ff1ec MC |
89 | pcie_devctl2 |= IXGBE_PCI_DEVICE_CONTROL2_16ms; |
90 | pci_write_config_word(adapter->pdev, | |
91 | IXGBE_PCI_DEVICE_CONTROL2, pcie_devctl2); | |
92 | out: | |
93 | /* disable completion timeout resend */ | |
94 | gcr &= ~IXGBE_GCR_CMPL_TMOUT_RESEND; | |
95 | IXGBE_WRITE_REG(hw, IXGBE_GCR, gcr); | |
96 | } | |
97 | ||
9a799d71 | 98 | static s32 ixgbe_get_invariants_82598(struct ixgbe_hw *hw) |
04f165ef PW |
99 | { |
100 | struct ixgbe_mac_info *mac = &hw->mac; | |
101 | ||
102 | /* Call PHY identify routine to get the phy type */ | |
103 | ixgbe_identify_phy_generic(hw); | |
104 | ||
105 | mac->mcft_size = IXGBE_82598_MC_TBL_SIZE; | |
106 | mac->vft_size = IXGBE_82598_VFT_TBL_SIZE; | |
107 | mac->num_rar_entries = IXGBE_82598_RAR_ENTRIES; | |
6997d4d1 | 108 | mac->rx_pb_size = IXGBE_82598_RX_PB_SIZE; |
04f165ef PW |
109 | mac->max_rx_queues = IXGBE_82598_MAX_RX_QUEUES; |
110 | mac->max_tx_queues = IXGBE_82598_MAX_TX_QUEUES; | |
71161302 | 111 | mac->max_msix_vectors = ixgbe_get_pcie_msix_count_generic(hw); |
04f165ef PW |
112 | |
113 | return 0; | |
114 | } | |
115 | ||
116 | /** | |
117 | * ixgbe_init_phy_ops_82598 - PHY/SFP specific init | |
118 | * @hw: pointer to hardware structure | |
119 | * | |
120 | * Initialize any function pointers that were not able to be | |
121 | * set during get_invariants because the PHY/SFP type was | |
122 | * not known. Perform the SFP init if necessary. | |
123 | * | |
124 | **/ | |
7b25cdba | 125 | static s32 ixgbe_init_phy_ops_82598(struct ixgbe_hw *hw) |
9a799d71 | 126 | { |
c44ade9e JB |
127 | struct ixgbe_mac_info *mac = &hw->mac; |
128 | struct ixgbe_phy_info *phy = &hw->phy; | |
c4900be0 DS |
129 | s32 ret_val = 0; |
130 | u16 list_offset, data_offset; | |
c44ade9e | 131 | |
04f165ef PW |
132 | /* Identify the PHY */ |
133 | phy->ops.identify(hw); | |
03cfa205 | 134 | |
04f165ef PW |
135 | /* Overwrite the link function pointers if copper PHY */ |
136 | if (mac->ops.get_media_type(hw) == ixgbe_media_type_copper) { | |
137 | mac->ops.setup_link = &ixgbe_setup_copper_link_82598; | |
04f165ef | 138 | mac->ops.get_link_capabilities = |
a391f1d5 | 139 | &ixgbe_get_copper_link_capabilities_generic; |
04f165ef | 140 | } |
c44ade9e | 141 | |
04f165ef | 142 | switch (hw->phy.type) { |
0befdb3e | 143 | case ixgbe_phy_tn: |
9dda1736 | 144 | phy->ops.setup_link = &ixgbe_setup_phy_link_tnx; |
0befdb3e JB |
145 | phy->ops.check_link = &ixgbe_check_phy_link_tnx; |
146 | phy->ops.get_firmware_version = | |
147 | &ixgbe_get_phy_firmware_version_tnx; | |
148 | break; | |
c4900be0 DS |
149 | case ixgbe_phy_nl: |
150 | phy->ops.reset = &ixgbe_reset_phy_nl; | |
151 | ||
152 | /* Call SFP+ identify routine to get the SFP+ module type */ | |
153 | ret_val = phy->ops.identify_sfp(hw); | |
154 | if (ret_val != 0) | |
155 | goto out; | |
156 | else if (hw->phy.sfp_type == ixgbe_sfp_type_unknown) { | |
157 | ret_val = IXGBE_ERR_SFP_NOT_SUPPORTED; | |
158 | goto out; | |
159 | } | |
160 | ||
161 | /* Check to see if SFP+ module is supported */ | |
162 | ret_val = ixgbe_get_sfp_init_sequence_offsets(hw, | |
04f165ef PW |
163 | &list_offset, |
164 | &data_offset); | |
c4900be0 DS |
165 | if (ret_val != 0) { |
166 | ret_val = IXGBE_ERR_SFP_NOT_SUPPORTED; | |
167 | goto out; | |
168 | } | |
169 | break; | |
c44ade9e JB |
170 | default: |
171 | break; | |
172 | } | |
173 | ||
c4900be0 DS |
174 | out: |
175 | return ret_val; | |
9a799d71 AK |
176 | } |
177 | ||
202ff1ec MC |
178 | /** |
179 | * ixgbe_start_hw_82598 - Prepare hardware for Tx/Rx | |
180 | * @hw: pointer to hardware structure | |
181 | * | |
182 | * Starts the hardware using the generic start_hw function. | |
3d5c5207 ET |
183 | * Disables relaxed ordering Then set pcie completion timeout |
184 | * | |
202ff1ec | 185 | **/ |
7b25cdba | 186 | static s32 ixgbe_start_hw_82598(struct ixgbe_hw *hw) |
202ff1ec | 187 | { |
3d5c5207 ET |
188 | u32 regval; |
189 | u32 i; | |
202ff1ec MC |
190 | s32 ret_val = 0; |
191 | ||
192 | ret_val = ixgbe_start_hw_generic(hw); | |
193 | ||
3d5c5207 ET |
194 | /* Disable relaxed ordering */ |
195 | for (i = 0; ((i < hw->mac.max_tx_queues) && | |
196 | (i < IXGBE_DCA_MAX_QUEUES_82598)); i++) { | |
197 | regval = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(i)); | |
bdda1a61 | 198 | regval &= ~IXGBE_DCA_TXCTRL_DESC_WRO_EN; |
3d5c5207 ET |
199 | IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(i), regval); |
200 | } | |
201 | ||
202 | for (i = 0; ((i < hw->mac.max_rx_queues) && | |
203 | (i < IXGBE_DCA_MAX_QUEUES_82598)); i++) { | |
204 | regval = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i)); | |
bdda1a61 AD |
205 | regval &= ~(IXGBE_DCA_RXCTRL_DATA_WRO_EN | |
206 | IXGBE_DCA_RXCTRL_HEAD_WRO_EN); | |
3d5c5207 ET |
207 | IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(i), regval); |
208 | } | |
209 | ||
202ff1ec MC |
210 | /* set the completion timeout for interface */ |
211 | if (ret_val == 0) | |
212 | ixgbe_set_pcie_completion_timeout(hw); | |
213 | ||
214 | return ret_val; | |
215 | } | |
216 | ||
9a799d71 | 217 | /** |
c44ade9e | 218 | * ixgbe_get_link_capabilities_82598 - Determines link capabilities |
9a799d71 AK |
219 | * @hw: pointer to hardware structure |
220 | * @speed: pointer to link speed | |
221 | * @autoneg: boolean auto-negotiation value | |
222 | * | |
c44ade9e | 223 | * Determines the link capabilities by reading the AUTOC register. |
9a799d71 | 224 | **/ |
c44ade9e | 225 | static s32 ixgbe_get_link_capabilities_82598(struct ixgbe_hw *hw, |
b4617240 PW |
226 | ixgbe_link_speed *speed, |
227 | bool *autoneg) | |
9a799d71 AK |
228 | { |
229 | s32 status = 0; | |
1eb99d5a | 230 | u32 autoc = 0; |
9a799d71 | 231 | |
3201d313 PWJ |
232 | /* |
233 | * Determine link capabilities based on the stored value of AUTOC, | |
1eb99d5a PW |
234 | * which represents EEPROM defaults. If AUTOC value has not been |
235 | * stored, use the current register value. | |
3201d313 | 236 | */ |
1eb99d5a PW |
237 | if (hw->mac.orig_link_settings_stored) |
238 | autoc = hw->mac.orig_autoc; | |
239 | else | |
240 | autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); | |
241 | ||
242 | switch (autoc & IXGBE_AUTOC_LMS_MASK) { | |
9a799d71 AK |
243 | case IXGBE_AUTOC_LMS_1G_LINK_NO_AN: |
244 | *speed = IXGBE_LINK_SPEED_1GB_FULL; | |
245 | *autoneg = false; | |
246 | break; | |
247 | ||
248 | case IXGBE_AUTOC_LMS_10G_LINK_NO_AN: | |
249 | *speed = IXGBE_LINK_SPEED_10GB_FULL; | |
250 | *autoneg = false; | |
251 | break; | |
252 | ||
253 | case IXGBE_AUTOC_LMS_1G_AN: | |
254 | *speed = IXGBE_LINK_SPEED_1GB_FULL; | |
255 | *autoneg = true; | |
256 | break; | |
257 | ||
258 | case IXGBE_AUTOC_LMS_KX4_AN: | |
259 | case IXGBE_AUTOC_LMS_KX4_AN_1G_AN: | |
260 | *speed = IXGBE_LINK_SPEED_UNKNOWN; | |
1eb99d5a | 261 | if (autoc & IXGBE_AUTOC_KX4_SUPP) |
9a799d71 | 262 | *speed |= IXGBE_LINK_SPEED_10GB_FULL; |
1eb99d5a | 263 | if (autoc & IXGBE_AUTOC_KX_SUPP) |
9a799d71 AK |
264 | *speed |= IXGBE_LINK_SPEED_1GB_FULL; |
265 | *autoneg = true; | |
266 | break; | |
267 | ||
268 | default: | |
269 | status = IXGBE_ERR_LINK_SETUP; | |
270 | break; | |
271 | } | |
272 | ||
273 | return status; | |
274 | } | |
275 | ||
9a799d71 AK |
276 | /** |
277 | * ixgbe_get_media_type_82598 - Determines media type | |
278 | * @hw: pointer to hardware structure | |
279 | * | |
280 | * Returns the media type (fiber, copper, backplane) | |
281 | **/ | |
282 | static enum ixgbe_media_type ixgbe_get_media_type_82598(struct ixgbe_hw *hw) | |
283 | { | |
284 | enum ixgbe_media_type media_type; | |
285 | ||
037c6d0a ET |
286 | /* Detect if there is a copper PHY attached. */ |
287 | switch (hw->phy.type) { | |
288 | case ixgbe_phy_cu_unknown: | |
289 | case ixgbe_phy_tn: | |
037c6d0a ET |
290 | media_type = ixgbe_media_type_copper; |
291 | goto out; | |
292 | default: | |
293 | break; | |
294 | } | |
295 | ||
9a799d71 AK |
296 | /* Media type for I82598 is based on device ID */ |
297 | switch (hw->device_id) { | |
1e336d0f | 298 | case IXGBE_DEV_ID_82598: |
2f21bdd3 | 299 | case IXGBE_DEV_ID_82598_BX: |
037c6d0a | 300 | /* Default device ID is mezzanine card KX/KX4 */ |
1e336d0f DS |
301 | media_type = ixgbe_media_type_backplane; |
302 | break; | |
9a799d71 AK |
303 | case IXGBE_DEV_ID_82598AF_DUAL_PORT: |
304 | case IXGBE_DEV_ID_82598AF_SINGLE_PORT: | |
c4900be0 DS |
305 | case IXGBE_DEV_ID_82598_DA_DUAL_PORT: |
306 | case IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM: | |
b95f5fcb | 307 | case IXGBE_DEV_ID_82598EB_XF_LR: |
c4900be0 | 308 | case IXGBE_DEV_ID_82598EB_SFP_LOM: |
9a799d71 AK |
309 | media_type = ixgbe_media_type_fiber; |
310 | break; | |
6b1be199 PWJ |
311 | case IXGBE_DEV_ID_82598EB_CX4: |
312 | case IXGBE_DEV_ID_82598_CX4_DUAL_PORT: | |
313 | media_type = ixgbe_media_type_cx4; | |
314 | break; | |
0befdb3e | 315 | case IXGBE_DEV_ID_82598AT: |
3845bec0 | 316 | case IXGBE_DEV_ID_82598AT2: |
0befdb3e JB |
317 | media_type = ixgbe_media_type_copper; |
318 | break; | |
9a799d71 AK |
319 | default: |
320 | media_type = ixgbe_media_type_unknown; | |
321 | break; | |
322 | } | |
037c6d0a | 323 | out: |
9a799d71 AK |
324 | return media_type; |
325 | } | |
326 | ||
c44ade9e | 327 | /** |
0ecc061d | 328 | * ixgbe_fc_enable_82598 - Enable flow control |
c44ade9e | 329 | * @hw: pointer to hardware structure |
c44ade9e | 330 | * |
0ecc061d | 331 | * Enable flow control according to the current settings. |
c44ade9e | 332 | **/ |
041441d0 | 333 | static s32 ixgbe_fc_enable_82598(struct ixgbe_hw *hw) |
c44ade9e | 334 | { |
0ecc061d PWJ |
335 | s32 ret_val = 0; |
336 | u32 fctrl_reg; | |
c44ade9e | 337 | u32 rmcs_reg; |
0ecc061d | 338 | u32 reg; |
041441d0 | 339 | u32 fcrtl, fcrth; |
a626e847 | 340 | u32 link_speed = 0; |
041441d0 | 341 | int i; |
a626e847 | 342 | bool link_up; |
c44ade9e | 343 | |
041441d0 AD |
344 | /* |
345 | * Validate the water mark configuration for packet buffer 0. Zero | |
346 | * water marks indicate that the packet buffer was not configured | |
347 | * and the watermarks for packet buffer 0 should always be configured. | |
348 | */ | |
349 | if (!hw->fc.low_water || | |
350 | !hw->fc.high_water[0] || | |
351 | !hw->fc.pause_time) { | |
352 | hw_dbg(hw, "Invalid water mark configuration\n"); | |
353 | ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS; | |
620fa036 | 354 | goto out; |
041441d0 | 355 | } |
620fa036 | 356 | |
a626e847 DS |
357 | /* |
358 | * On 82598 having Rx FC on causes resets while doing 1G | |
359 | * so if it's on turn it off once we know link_speed. For | |
360 | * more details see 82598 Specification update. | |
361 | */ | |
362 | hw->mac.ops.check_link(hw, &link_speed, &link_up, false); | |
363 | if (link_up && link_speed == IXGBE_LINK_SPEED_1GB_FULL) { | |
364 | switch (hw->fc.requested_mode) { | |
365 | case ixgbe_fc_full: | |
366 | hw->fc.requested_mode = ixgbe_fc_tx_pause; | |
367 | break; | |
368 | case ixgbe_fc_rx_pause: | |
369 | hw->fc.requested_mode = ixgbe_fc_none; | |
370 | break; | |
371 | default: | |
372 | /* no change */ | |
373 | break; | |
374 | } | |
375 | } | |
376 | ||
620fa036 | 377 | /* Negotiate the fc mode to use */ |
786e9a5f | 378 | ixgbe_fc_autoneg(hw); |
620fa036 MC |
379 | |
380 | /* Disable any previous flow control settings */ | |
0ecc061d PWJ |
381 | fctrl_reg = IXGBE_READ_REG(hw, IXGBE_FCTRL); |
382 | fctrl_reg &= ~(IXGBE_FCTRL_RFCE | IXGBE_FCTRL_RPFCE); | |
c44ade9e JB |
383 | |
384 | rmcs_reg = IXGBE_READ_REG(hw, IXGBE_RMCS); | |
385 | rmcs_reg &= ~(IXGBE_RMCS_TFCE_PRIORITY | IXGBE_RMCS_TFCE_802_3X); | |
386 | ||
387 | /* | |
0ecc061d | 388 | * The possible values of fc.current_mode are: |
c44ade9e | 389 | * 0: Flow control is completely disabled |
0ecc061d PWJ |
390 | * 1: Rx flow control is enabled (we can receive pause frames, |
391 | * but not send pause frames). | |
620fa036 | 392 | * 2: Tx flow control is enabled (we can send pause frames but |
0ecc061d | 393 | * we do not support receiving pause frames). |
c44ade9e | 394 | * 3: Both Rx and Tx flow control (symmetric) are enabled. |
0b0c2b31 | 395 | * other: Invalid. |
c44ade9e | 396 | */ |
0ecc061d | 397 | switch (hw->fc.current_mode) { |
c44ade9e | 398 | case ixgbe_fc_none: |
620fa036 MC |
399 | /* |
400 | * Flow control is disabled by software override or autoneg. | |
401 | * The code below will actually disable it in the HW. | |
402 | */ | |
c44ade9e JB |
403 | break; |
404 | case ixgbe_fc_rx_pause: | |
405 | /* | |
0ecc061d PWJ |
406 | * Rx Flow control is enabled and Tx Flow control is |
407 | * disabled by software override. Since there really | |
408 | * isn't a way to advertise that we are capable of RX | |
409 | * Pause ONLY, we will advertise that we support both | |
410 | * symmetric and asymmetric Rx PAUSE. Later, we will | |
411 | * disable the adapter's ability to send PAUSE frames. | |
c44ade9e | 412 | */ |
0ecc061d | 413 | fctrl_reg |= IXGBE_FCTRL_RFCE; |
c44ade9e JB |
414 | break; |
415 | case ixgbe_fc_tx_pause: | |
416 | /* | |
0ecc061d PWJ |
417 | * Tx Flow control is enabled, and Rx Flow control is |
418 | * disabled by software override. | |
c44ade9e JB |
419 | */ |
420 | rmcs_reg |= IXGBE_RMCS_TFCE_802_3X; | |
421 | break; | |
422 | case ixgbe_fc_full: | |
0ecc061d PWJ |
423 | /* Flow control (both Rx and Tx) is enabled by SW override. */ |
424 | fctrl_reg |= IXGBE_FCTRL_RFCE; | |
c44ade9e JB |
425 | rmcs_reg |= IXGBE_RMCS_TFCE_802_3X; |
426 | break; | |
427 | default: | |
c44ade9e | 428 | hw_dbg(hw, "Flow control param set incorrectly\n"); |
539e5f02 | 429 | ret_val = IXGBE_ERR_CONFIG; |
0ecc061d | 430 | goto out; |
c44ade9e JB |
431 | break; |
432 | } | |
433 | ||
620fa036 | 434 | /* Set 802.3x based flow control settings. */ |
2132d381 | 435 | fctrl_reg |= IXGBE_FCTRL_DPF; |
0ecc061d | 436 | IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl_reg); |
c44ade9e JB |
437 | IXGBE_WRITE_REG(hw, IXGBE_RMCS, rmcs_reg); |
438 | ||
041441d0 | 439 | fcrtl = (hw->fc.low_water << 10) | IXGBE_FCRTL_XONE; |
16b61beb | 440 | |
041441d0 AD |
441 | /* Set up and enable Rx high/low water mark thresholds, enable XON. */ |
442 | for (i = 0; i < MAX_TRAFFIC_CLASS; i++) { | |
443 | if ((hw->fc.current_mode & ixgbe_fc_tx_pause) && | |
444 | hw->fc.high_water[i]) { | |
445 | fcrth = (hw->fc.high_water[i] << 10) | IXGBE_FCRTH_FCEN; | |
446 | IXGBE_WRITE_REG(hw, IXGBE_FCRTL(i), fcrtl); | |
447 | IXGBE_WRITE_REG(hw, IXGBE_FCRTH(i), fcrth); | |
448 | } else { | |
449 | IXGBE_WRITE_REG(hw, IXGBE_FCRTL(i), 0); | |
450 | IXGBE_WRITE_REG(hw, IXGBE_FCRTH(i), 0); | |
451 | } | |
0ecc061d | 452 | |
c44ade9e JB |
453 | } |
454 | ||
0ecc061d | 455 | /* Configure pause time (2 TCs per register) */ |
041441d0 AD |
456 | reg = hw->fc.pause_time * 0x00010001; |
457 | for (i = 0; i < (MAX_TRAFFIC_CLASS / 2); i++) | |
458 | IXGBE_WRITE_REG(hw, IXGBE_FCTTV(i), reg); | |
0ecc061d | 459 | |
041441d0 AD |
460 | /* Configure flow control refresh threshold value */ |
461 | IXGBE_WRITE_REG(hw, IXGBE_FCRTV, hw->fc.pause_time / 2); | |
c44ade9e | 462 | |
0ecc061d PWJ |
463 | out: |
464 | return ret_val; | |
465 | } | |
466 | ||
9a799d71 | 467 | /** |
8620a103 | 468 | * ixgbe_start_mac_link_82598 - Configures MAC link settings |
9a799d71 AK |
469 | * @hw: pointer to hardware structure |
470 | * | |
471 | * Configures link settings based on values in the ixgbe_hw struct. | |
472 | * Restarts the link. Performs autonegotiation if needed. | |
473 | **/ | |
8620a103 MC |
474 | static s32 ixgbe_start_mac_link_82598(struct ixgbe_hw *hw, |
475 | bool autoneg_wait_to_complete) | |
9a799d71 AK |
476 | { |
477 | u32 autoc_reg; | |
478 | u32 links_reg; | |
479 | u32 i; | |
480 | s32 status = 0; | |
481 | ||
9a799d71 | 482 | /* Restart link */ |
3201d313 | 483 | autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC); |
9a799d71 AK |
484 | autoc_reg |= IXGBE_AUTOC_AN_RESTART; |
485 | IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg); | |
486 | ||
487 | /* Only poll for autoneg to complete if specified to do so */ | |
8620a103 | 488 | if (autoneg_wait_to_complete) { |
3201d313 PWJ |
489 | if ((autoc_reg & IXGBE_AUTOC_LMS_MASK) == |
490 | IXGBE_AUTOC_LMS_KX4_AN || | |
491 | (autoc_reg & IXGBE_AUTOC_LMS_MASK) == | |
492 | IXGBE_AUTOC_LMS_KX4_AN_1G_AN) { | |
9a799d71 AK |
493 | links_reg = 0; /* Just in case Autoneg time = 0 */ |
494 | for (i = 0; i < IXGBE_AUTO_NEG_TIME; i++) { | |
495 | links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS); | |
496 | if (links_reg & IXGBE_LINKS_KX_AN_COMP) | |
497 | break; | |
498 | msleep(100); | |
499 | } | |
500 | if (!(links_reg & IXGBE_LINKS_KX_AN_COMP)) { | |
501 | status = IXGBE_ERR_AUTONEG_NOT_COMPLETE; | |
c44ade9e | 502 | hw_dbg(hw, "Autonegotiation did not complete.\n"); |
9a799d71 AK |
503 | } |
504 | } | |
505 | } | |
506 | ||
9a799d71 AK |
507 | /* Add delay to filter out noises during initial link setup */ |
508 | msleep(50); | |
509 | ||
510 | return status; | |
511 | } | |
512 | ||
734e979f MC |
513 | /** |
514 | * ixgbe_validate_link_ready - Function looks for phy link | |
515 | * @hw: pointer to hardware structure | |
516 | * | |
517 | * Function indicates success when phy link is available. If phy is not ready | |
518 | * within 5 seconds of MAC indicating link, the function returns error. | |
519 | **/ | |
520 | static s32 ixgbe_validate_link_ready(struct ixgbe_hw *hw) | |
521 | { | |
522 | u32 timeout; | |
523 | u16 an_reg; | |
524 | ||
525 | if (hw->device_id != IXGBE_DEV_ID_82598AT2) | |
526 | return 0; | |
527 | ||
528 | for (timeout = 0; | |
529 | timeout < IXGBE_VALIDATE_LINK_READY_TIMEOUT; timeout++) { | |
530 | hw->phy.ops.read_reg(hw, MDIO_STAT1, MDIO_MMD_AN, &an_reg); | |
531 | ||
532 | if ((an_reg & MDIO_AN_STAT1_COMPLETE) && | |
533 | (an_reg & MDIO_STAT1_LSTATUS)) | |
534 | break; | |
535 | ||
536 | msleep(100); | |
537 | } | |
538 | ||
539 | if (timeout == IXGBE_VALIDATE_LINK_READY_TIMEOUT) { | |
540 | hw_dbg(hw, "Link was indicated but link is down\n"); | |
541 | return IXGBE_ERR_LINK_SETUP; | |
542 | } | |
543 | ||
544 | return 0; | |
545 | } | |
546 | ||
9a799d71 AK |
547 | /** |
548 | * ixgbe_check_mac_link_82598 - Get link/speed status | |
549 | * @hw: pointer to hardware structure | |
550 | * @speed: pointer to link speed | |
551 | * @link_up: true is link is up, false otherwise | |
cf8280ee | 552 | * @link_up_wait_to_complete: bool used to wait for link up or not |
9a799d71 AK |
553 | * |
554 | * Reads the links register to determine if link is up and the current speed | |
555 | **/ | |
b4617240 PW |
556 | static s32 ixgbe_check_mac_link_82598(struct ixgbe_hw *hw, |
557 | ixgbe_link_speed *speed, bool *link_up, | |
558 | bool link_up_wait_to_complete) | |
9a799d71 AK |
559 | { |
560 | u32 links_reg; | |
cf8280ee | 561 | u32 i; |
c4900be0 DS |
562 | u16 link_reg, adapt_comp_reg; |
563 | ||
564 | /* | |
565 | * SERDES PHY requires us to read link status from register 0xC79F. | |
566 | * Bit 0 set indicates link is up/ready; clear indicates link down. | |
567 | * 0xC00C is read to check that the XAUI lanes are active. Bit 0 | |
568 | * clear indicates active; set indicates inactive. | |
569 | */ | |
570 | if (hw->phy.type == ixgbe_phy_nl) { | |
6b73e10d BH |
571 | hw->phy.ops.read_reg(hw, 0xC79F, MDIO_MMD_PMAPMD, &link_reg); |
572 | hw->phy.ops.read_reg(hw, 0xC79F, MDIO_MMD_PMAPMD, &link_reg); | |
573 | hw->phy.ops.read_reg(hw, 0xC00C, MDIO_MMD_PMAPMD, | |
c4900be0 DS |
574 | &adapt_comp_reg); |
575 | if (link_up_wait_to_complete) { | |
576 | for (i = 0; i < IXGBE_LINK_UP_TIME; i++) { | |
577 | if ((link_reg & 1) && | |
578 | ((adapt_comp_reg & 1) == 0)) { | |
579 | *link_up = true; | |
580 | break; | |
581 | } else { | |
582 | *link_up = false; | |
583 | } | |
584 | msleep(100); | |
585 | hw->phy.ops.read_reg(hw, 0xC79F, | |
6b73e10d | 586 | MDIO_MMD_PMAPMD, |
c4900be0 DS |
587 | &link_reg); |
588 | hw->phy.ops.read_reg(hw, 0xC00C, | |
6b73e10d | 589 | MDIO_MMD_PMAPMD, |
c4900be0 DS |
590 | &adapt_comp_reg); |
591 | } | |
592 | } else { | |
593 | if ((link_reg & 1) && ((adapt_comp_reg & 1) == 0)) | |
594 | *link_up = true; | |
595 | else | |
596 | *link_up = false; | |
597 | } | |
598 | ||
23677ce3 | 599 | if (!*link_up) |
c4900be0 DS |
600 | goto out; |
601 | } | |
9a799d71 AK |
602 | |
603 | links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS); | |
cf8280ee JB |
604 | if (link_up_wait_to_complete) { |
605 | for (i = 0; i < IXGBE_LINK_UP_TIME; i++) { | |
606 | if (links_reg & IXGBE_LINKS_UP) { | |
607 | *link_up = true; | |
608 | break; | |
609 | } else { | |
610 | *link_up = false; | |
611 | } | |
612 | msleep(100); | |
613 | links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS); | |
614 | } | |
615 | } else { | |
616 | if (links_reg & IXGBE_LINKS_UP) | |
617 | *link_up = true; | |
618 | else | |
619 | *link_up = false; | |
620 | } | |
9a799d71 AK |
621 | |
622 | if (links_reg & IXGBE_LINKS_SPEED) | |
623 | *speed = IXGBE_LINK_SPEED_10GB_FULL; | |
624 | else | |
625 | *speed = IXGBE_LINK_SPEED_1GB_FULL; | |
626 | ||
23677ce3 | 627 | if ((hw->device_id == IXGBE_DEV_ID_82598AT2) && *link_up && |
734e979f MC |
628 | (ixgbe_validate_link_ready(hw) != 0)) |
629 | *link_up = false; | |
630 | ||
c4900be0 | 631 | out: |
9a799d71 AK |
632 | return 0; |
633 | } | |
634 | ||
635 | /** | |
8620a103 | 636 | * ixgbe_setup_mac_link_82598 - Set MAC link speed |
9a799d71 AK |
637 | * @hw: pointer to hardware structure |
638 | * @speed: new link speed | |
037c6d0a | 639 | * @autoneg_wait_to_complete: true when waiting for completion is needed |
9a799d71 AK |
640 | * |
641 | * Set the link speed in the AUTOC register and restarts link. | |
642 | **/ | |
8620a103 | 643 | static s32 ixgbe_setup_mac_link_82598(struct ixgbe_hw *hw, |
fd0326f2 JH |
644 | ixgbe_link_speed speed, |
645 | bool autoneg_wait_to_complete) | |
9a799d71 | 646 | { |
fd0326f2 | 647 | bool autoneg = false; |
3201d313 PWJ |
648 | s32 status = 0; |
649 | ixgbe_link_speed link_capabilities = IXGBE_LINK_SPEED_UNKNOWN; | |
650 | u32 curr_autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); | |
651 | u32 autoc = curr_autoc; | |
652 | u32 link_mode = autoc & IXGBE_AUTOC_LMS_MASK; | |
9a799d71 | 653 | |
3201d313 PWJ |
654 | /* Check to see if speed passed in is supported. */ |
655 | ixgbe_get_link_capabilities_82598(hw, &link_capabilities, &autoneg); | |
656 | speed &= link_capabilities; | |
657 | ||
658 | if (speed == IXGBE_LINK_SPEED_UNKNOWN) | |
9a799d71 | 659 | status = IXGBE_ERR_LINK_SETUP; |
3201d313 PWJ |
660 | |
661 | /* Set KX4/KX support according to speed requested */ | |
662 | else if (link_mode == IXGBE_AUTOC_LMS_KX4_AN || | |
663 | link_mode == IXGBE_AUTOC_LMS_KX4_AN_1G_AN) { | |
664 | autoc &= ~IXGBE_AUTOC_KX4_KX_SUPP_MASK; | |
665 | if (speed & IXGBE_LINK_SPEED_10GB_FULL) | |
666 | autoc |= IXGBE_AUTOC_KX4_SUPP; | |
667 | if (speed & IXGBE_LINK_SPEED_1GB_FULL) | |
668 | autoc |= IXGBE_AUTOC_KX_SUPP; | |
669 | if (autoc != curr_autoc) | |
670 | IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc); | |
9a799d71 AK |
671 | } |
672 | ||
673 | if (status == 0) { | |
9a799d71 AK |
674 | /* |
675 | * Setup and restart the link based on the new values in | |
676 | * ixgbe_hw This will write the AUTOC register based on the new | |
677 | * stored values | |
678 | */ | |
037c6d0a ET |
679 | status = ixgbe_start_mac_link_82598(hw, |
680 | autoneg_wait_to_complete); | |
9a799d71 AK |
681 | } |
682 | ||
683 | return status; | |
684 | } | |
685 | ||
686 | ||
687 | /** | |
8620a103 | 688 | * ixgbe_setup_copper_link_82598 - Set the PHY autoneg advertised field |
9a799d71 AK |
689 | * @hw: pointer to hardware structure |
690 | * @speed: new link speed | |
9a799d71 AK |
691 | * @autoneg_wait_to_complete: true if waiting is needed to complete |
692 | * | |
693 | * Sets the link speed in the AUTOC register in the MAC and restarts link. | |
694 | **/ | |
8620a103 | 695 | static s32 ixgbe_setup_copper_link_82598(struct ixgbe_hw *hw, |
b4617240 | 696 | ixgbe_link_speed speed, |
b4617240 | 697 | bool autoneg_wait_to_complete) |
9a799d71 | 698 | { |
c44ade9e | 699 | s32 status; |
9a799d71 AK |
700 | |
701 | /* Setup the PHY according to input speed */ | |
99b76642 | 702 | status = hw->phy.ops.setup_link_speed(hw, speed, |
b4617240 | 703 | autoneg_wait_to_complete); |
3957d63d | 704 | /* Set up MAC */ |
8620a103 | 705 | ixgbe_start_mac_link_82598(hw, autoneg_wait_to_complete); |
9a799d71 AK |
706 | |
707 | return status; | |
708 | } | |
709 | ||
710 | /** | |
711 | * ixgbe_reset_hw_82598 - Performs hardware reset | |
712 | * @hw: pointer to hardware structure | |
713 | * | |
c44ade9e | 714 | * Resets the hardware by resetting the transmit and receive units, masks and |
9a799d71 AK |
715 | * clears all interrupts, performing a PHY reset, and performing a link (MAC) |
716 | * reset. | |
717 | **/ | |
718 | static s32 ixgbe_reset_hw_82598(struct ixgbe_hw *hw) | |
719 | { | |
720 | s32 status = 0; | |
8ca783ab | 721 | s32 phy_status = 0; |
9a799d71 AK |
722 | u32 ctrl; |
723 | u32 gheccr; | |
724 | u32 i; | |
725 | u32 autoc; | |
726 | u8 analog_val; | |
727 | ||
728 | /* Call adapter stop to disable tx/rx and clear interrupts */ | |
ff9d1a5a ET |
729 | status = hw->mac.ops.stop_adapter(hw); |
730 | if (status != 0) | |
731 | goto reset_hw_out; | |
9a799d71 AK |
732 | |
733 | /* | |
c44ade9e JB |
734 | * Power up the Atlas Tx lanes if they are currently powered down. |
735 | * Atlas Tx lanes are powered down for MAC loopback tests, but | |
9a799d71 AK |
736 | * they are not automatically restored on reset. |
737 | */ | |
c44ade9e | 738 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, &analog_val); |
9a799d71 | 739 | if (analog_val & IXGBE_ATLAS_PDN_TX_REG_EN) { |
c44ade9e JB |
740 | /* Enable Tx Atlas so packets can be transmitted again */ |
741 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, | |
742 | &analog_val); | |
9a799d71 | 743 | analog_val &= ~IXGBE_ATLAS_PDN_TX_REG_EN; |
c44ade9e JB |
744 | hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, |
745 | analog_val); | |
9a799d71 | 746 | |
c44ade9e JB |
747 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_10G, |
748 | &analog_val); | |
9a799d71 | 749 | analog_val &= ~IXGBE_ATLAS_PDN_TX_10G_QL_ALL; |
c44ade9e JB |
750 | hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_10G, |
751 | analog_val); | |
9a799d71 | 752 | |
c44ade9e JB |
753 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_1G, |
754 | &analog_val); | |
9a799d71 | 755 | analog_val &= ~IXGBE_ATLAS_PDN_TX_1G_QL_ALL; |
c44ade9e JB |
756 | hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_1G, |
757 | analog_val); | |
9a799d71 | 758 | |
c44ade9e JB |
759 | hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_AN, |
760 | &analog_val); | |
9a799d71 | 761 | analog_val &= ~IXGBE_ATLAS_PDN_TX_AN_QL_ALL; |
c44ade9e JB |
762 | hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_AN, |
763 | analog_val); | |
9a799d71 AK |
764 | } |
765 | ||
766 | /* Reset PHY */ | |
04f165ef PW |
767 | if (hw->phy.reset_disable == false) { |
768 | /* PHY ops must be identified and initialized prior to reset */ | |
769 | ||
770 | /* Init PHY and function pointers, perform SFP setup */ | |
8ca783ab DS |
771 | phy_status = hw->phy.ops.init(hw); |
772 | if (phy_status == IXGBE_ERR_SFP_NOT_SUPPORTED) | |
04f165ef | 773 | goto reset_hw_out; |
ff9d1a5a ET |
774 | if (phy_status == IXGBE_ERR_SFP_NOT_PRESENT) |
775 | goto mac_reset_top; | |
8ca783ab | 776 | |
c44ade9e | 777 | hw->phy.ops.reset(hw); |
04f165ef | 778 | } |
9a799d71 | 779 | |
a4297dc2 | 780 | mac_reset_top: |
9a799d71 AK |
781 | /* |
782 | * Issue global reset to the MAC. This needs to be a SW reset. | |
783 | * If link reset is used, it might reset the MAC when mng is using it | |
784 | */ | |
8132b54e AD |
785 | ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL) | IXGBE_CTRL_RST; |
786 | IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl); | |
9a799d71 AK |
787 | IXGBE_WRITE_FLUSH(hw); |
788 | ||
789 | /* Poll for reset bit to self-clear indicating reset is complete */ | |
790 | for (i = 0; i < 10; i++) { | |
791 | udelay(1); | |
792 | ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL); | |
793 | if (!(ctrl & IXGBE_CTRL_RST)) | |
794 | break; | |
795 | } | |
796 | if (ctrl & IXGBE_CTRL_RST) { | |
797 | status = IXGBE_ERR_RESET_FAILED; | |
798 | hw_dbg(hw, "Reset polling failed to complete.\n"); | |
799 | } | |
800 | ||
8132b54e AD |
801 | msleep(50); |
802 | ||
a4297dc2 ET |
803 | /* |
804 | * Double resets are required for recovery from certain error | |
805 | * conditions. Between resets, it is necessary to stall to allow time | |
8132b54e | 806 | * for any pending HW events to complete. |
a4297dc2 ET |
807 | */ |
808 | if (hw->mac.flags & IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) { | |
809 | hw->mac.flags &= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED; | |
a4297dc2 ET |
810 | goto mac_reset_top; |
811 | } | |
812 | ||
9a799d71 AK |
813 | gheccr = IXGBE_READ_REG(hw, IXGBE_GHECCR); |
814 | gheccr &= ~((1 << 21) | (1 << 18) | (1 << 9) | (1 << 6)); | |
815 | IXGBE_WRITE_REG(hw, IXGBE_GHECCR, gheccr); | |
816 | ||
817 | /* | |
3201d313 PWJ |
818 | * Store the original AUTOC value if it has not been |
819 | * stored off yet. Otherwise restore the stored original | |
820 | * AUTOC value since the reset operation sets back to deaults. | |
9a799d71 AK |
821 | */ |
822 | autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); | |
3201d313 PWJ |
823 | if (hw->mac.orig_link_settings_stored == false) { |
824 | hw->mac.orig_autoc = autoc; | |
825 | hw->mac.orig_link_settings_stored = true; | |
826 | } else if (autoc != hw->mac.orig_autoc) { | |
827 | IXGBE_WRITE_REG(hw, IXGBE_AUTOC, hw->mac.orig_autoc); | |
9a799d71 AK |
828 | } |
829 | ||
278675d8 ET |
830 | /* Store the permanent mac address */ |
831 | hw->mac.ops.get_mac_addr(hw, hw->mac.perm_addr); | |
832 | ||
aca6bee7 WJP |
833 | /* |
834 | * Store MAC address from RAR0, clear receive address registers, and | |
835 | * clear the multicast table | |
836 | */ | |
837 | hw->mac.ops.init_rx_addrs(hw); | |
838 | ||
04f165ef | 839 | reset_hw_out: |
8ca783ab DS |
840 | if (phy_status) |
841 | status = phy_status; | |
842 | ||
9a799d71 AK |
843 | return status; |
844 | } | |
845 | ||
c44ade9e JB |
846 | /** |
847 | * ixgbe_set_vmdq_82598 - Associate a VMDq set index with a rx address | |
848 | * @hw: pointer to hardware struct | |
849 | * @rar: receive address register index to associate with a VMDq index | |
850 | * @vmdq: VMDq set index | |
851 | **/ | |
e855aac8 | 852 | static s32 ixgbe_set_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq) |
c44ade9e JB |
853 | { |
854 | u32 rar_high; | |
c700f4e6 ET |
855 | u32 rar_entries = hw->mac.num_rar_entries; |
856 | ||
857 | /* Make sure we are using a valid rar index range */ | |
858 | if (rar >= rar_entries) { | |
859 | hw_dbg(hw, "RAR index %d is out of range.\n", rar); | |
860 | return IXGBE_ERR_INVALID_ARGUMENT; | |
861 | } | |
c44ade9e JB |
862 | |
863 | rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar)); | |
864 | rar_high &= ~IXGBE_RAH_VIND_MASK; | |
865 | rar_high |= ((vmdq << IXGBE_RAH_VIND_SHIFT) & IXGBE_RAH_VIND_MASK); | |
866 | IXGBE_WRITE_REG(hw, IXGBE_RAH(rar), rar_high); | |
867 | return 0; | |
868 | } | |
869 | ||
870 | /** | |
871 | * ixgbe_clear_vmdq_82598 - Disassociate a VMDq set index from an rx address | |
872 | * @hw: pointer to hardware struct | |
873 | * @rar: receive address register index to associate with a VMDq index | |
874 | * @vmdq: VMDq clear index (not used in 82598, but elsewhere) | |
875 | **/ | |
876 | static s32 ixgbe_clear_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq) | |
877 | { | |
878 | u32 rar_high; | |
879 | u32 rar_entries = hw->mac.num_rar_entries; | |
880 | ||
c700f4e6 ET |
881 | |
882 | /* Make sure we are using a valid rar index range */ | |
883 | if (rar >= rar_entries) { | |
c44ade9e | 884 | hw_dbg(hw, "RAR index %d is out of range.\n", rar); |
c700f4e6 ET |
885 | return IXGBE_ERR_INVALID_ARGUMENT; |
886 | } | |
887 | ||
888 | rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar)); | |
889 | if (rar_high & IXGBE_RAH_VIND_MASK) { | |
890 | rar_high &= ~IXGBE_RAH_VIND_MASK; | |
891 | IXGBE_WRITE_REG(hw, IXGBE_RAH(rar), rar_high); | |
c44ade9e JB |
892 | } |
893 | ||
894 | return 0; | |
895 | } | |
896 | ||
897 | /** | |
898 | * ixgbe_set_vfta_82598 - Set VLAN filter table | |
899 | * @hw: pointer to hardware structure | |
900 | * @vlan: VLAN id to write to VLAN filter | |
901 | * @vind: VMDq output index that maps queue to VLAN id in VFTA | |
902 | * @vlan_on: boolean flag to turn on/off VLAN in VFTA | |
903 | * | |
904 | * Turn on/off specified VLAN in the VLAN filter table. | |
905 | **/ | |
e855aac8 HE |
906 | static s32 ixgbe_set_vfta_82598(struct ixgbe_hw *hw, u32 vlan, u32 vind, |
907 | bool vlan_on) | |
c44ade9e JB |
908 | { |
909 | u32 regindex; | |
910 | u32 bitindex; | |
911 | u32 bits; | |
912 | u32 vftabyte; | |
913 | ||
914 | if (vlan > 4095) | |
915 | return IXGBE_ERR_PARAM; | |
916 | ||
917 | /* Determine 32-bit word position in array */ | |
918 | regindex = (vlan >> 5) & 0x7F; /* upper seven bits */ | |
919 | ||
920 | /* Determine the location of the (VMD) queue index */ | |
921 | vftabyte = ((vlan >> 3) & 0x03); /* bits (4:3) indicating byte array */ | |
922 | bitindex = (vlan & 0x7) << 2; /* lower 3 bits indicate nibble */ | |
923 | ||
924 | /* Set the nibble for VMD queue index */ | |
925 | bits = IXGBE_READ_REG(hw, IXGBE_VFTAVIND(vftabyte, regindex)); | |
926 | bits &= (~(0x0F << bitindex)); | |
927 | bits |= (vind << bitindex); | |
928 | IXGBE_WRITE_REG(hw, IXGBE_VFTAVIND(vftabyte, regindex), bits); | |
929 | ||
930 | /* Determine the location of the bit for this VLAN id */ | |
931 | bitindex = vlan & 0x1F; /* lower five bits */ | |
932 | ||
933 | bits = IXGBE_READ_REG(hw, IXGBE_VFTA(regindex)); | |
934 | if (vlan_on) | |
935 | /* Turn on this VLAN id */ | |
936 | bits |= (1 << bitindex); | |
937 | else | |
938 | /* Turn off this VLAN id */ | |
939 | bits &= ~(1 << bitindex); | |
940 | IXGBE_WRITE_REG(hw, IXGBE_VFTA(regindex), bits); | |
941 | ||
942 | return 0; | |
943 | } | |
944 | ||
945 | /** | |
946 | * ixgbe_clear_vfta_82598 - Clear VLAN filter table | |
947 | * @hw: pointer to hardware structure | |
948 | * | |
949 | * Clears the VLAN filer table, and the VMDq index associated with the filter | |
950 | **/ | |
951 | static s32 ixgbe_clear_vfta_82598(struct ixgbe_hw *hw) | |
952 | { | |
953 | u32 offset; | |
954 | u32 vlanbyte; | |
955 | ||
956 | for (offset = 0; offset < hw->mac.vft_size; offset++) | |
957 | IXGBE_WRITE_REG(hw, IXGBE_VFTA(offset), 0); | |
958 | ||
959 | for (vlanbyte = 0; vlanbyte < 4; vlanbyte++) | |
960 | for (offset = 0; offset < hw->mac.vft_size; offset++) | |
961 | IXGBE_WRITE_REG(hw, IXGBE_VFTAVIND(vlanbyte, offset), | |
b4617240 | 962 | 0); |
c44ade9e JB |
963 | |
964 | return 0; | |
965 | } | |
966 | ||
c44ade9e JB |
967 | /** |
968 | * ixgbe_read_analog_reg8_82598 - Reads 8 bit Atlas analog register | |
969 | * @hw: pointer to hardware structure | |
970 | * @reg: analog register to read | |
971 | * @val: read value | |
972 | * | |
973 | * Performs read operation to Atlas analog register specified. | |
974 | **/ | |
e855aac8 | 975 | static s32 ixgbe_read_analog_reg8_82598(struct ixgbe_hw *hw, u32 reg, u8 *val) |
c44ade9e JB |
976 | { |
977 | u32 atlas_ctl; | |
978 | ||
979 | IXGBE_WRITE_REG(hw, IXGBE_ATLASCTL, | |
980 | IXGBE_ATLASCTL_WRITE_CMD | (reg << 8)); | |
981 | IXGBE_WRITE_FLUSH(hw); | |
982 | udelay(10); | |
983 | atlas_ctl = IXGBE_READ_REG(hw, IXGBE_ATLASCTL); | |
984 | *val = (u8)atlas_ctl; | |
985 | ||
986 | return 0; | |
987 | } | |
988 | ||
989 | /** | |
990 | * ixgbe_write_analog_reg8_82598 - Writes 8 bit Atlas analog register | |
991 | * @hw: pointer to hardware structure | |
992 | * @reg: atlas register to write | |
993 | * @val: value to write | |
994 | * | |
995 | * Performs write operation to Atlas analog register specified. | |
996 | **/ | |
e855aac8 | 997 | static s32 ixgbe_write_analog_reg8_82598(struct ixgbe_hw *hw, u32 reg, u8 val) |
c44ade9e JB |
998 | { |
999 | u32 atlas_ctl; | |
1000 | ||
1001 | atlas_ctl = (reg << 8) | val; | |
1002 | IXGBE_WRITE_REG(hw, IXGBE_ATLASCTL, atlas_ctl); | |
1003 | IXGBE_WRITE_FLUSH(hw); | |
1004 | udelay(10); | |
1005 | ||
1006 | return 0; | |
1007 | } | |
1008 | ||
c4900be0 | 1009 | /** |
07ce870b | 1010 | * ixgbe_read_i2c_phy_82598 - Reads 8 bit word over I2C interface. |
c4900be0 | 1011 | * @hw: pointer to hardware structure |
07ce870b ET |
1012 | * @dev_addr: address to read from |
1013 | * @byte_offset: byte offset to read from dev_addr | |
c4900be0 DS |
1014 | * @eeprom_data: value read |
1015 | * | |
07ce870b | 1016 | * Performs 8 byte read operation to SFP module's data over I2C interface. |
c4900be0 | 1017 | **/ |
07ce870b ET |
1018 | static s32 ixgbe_read_i2c_phy_82598(struct ixgbe_hw *hw, u8 dev_addr, |
1019 | u8 byte_offset, u8 *eeprom_data) | |
c4900be0 DS |
1020 | { |
1021 | s32 status = 0; | |
1022 | u16 sfp_addr = 0; | |
1023 | u16 sfp_data = 0; | |
1024 | u16 sfp_stat = 0; | |
3dcc2f41 | 1025 | u16 gssr; |
c4900be0 DS |
1026 | u32 i; |
1027 | ||
3dcc2f41 ET |
1028 | if (IXGBE_READ_REG(hw, IXGBE_STATUS) & IXGBE_STATUS_LAN_ID_1) |
1029 | gssr = IXGBE_GSSR_PHY1_SM; | |
1030 | else | |
1031 | gssr = IXGBE_GSSR_PHY0_SM; | |
1032 | ||
1033 | if (hw->mac.ops.acquire_swfw_sync(hw, gssr) != 0) | |
1034 | return IXGBE_ERR_SWFW_SYNC; | |
1035 | ||
c4900be0 DS |
1036 | if (hw->phy.type == ixgbe_phy_nl) { |
1037 | /* | |
1038 | * phy SDA/SCL registers are at addresses 0xC30A to | |
1039 | * 0xC30D. These registers are used to talk to the SFP+ | |
1040 | * module's EEPROM through the SDA/SCL (I2C) interface. | |
1041 | */ | |
07ce870b | 1042 | sfp_addr = (dev_addr << 8) + byte_offset; |
c4900be0 | 1043 | sfp_addr = (sfp_addr | IXGBE_I2C_EEPROM_READ_MASK); |
3dcc2f41 ET |
1044 | hw->phy.ops.write_reg_mdi(hw, |
1045 | IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR, | |
1046 | MDIO_MMD_PMAPMD, | |
1047 | sfp_addr); | |
c4900be0 DS |
1048 | |
1049 | /* Poll status */ | |
1050 | for (i = 0; i < 100; i++) { | |
3dcc2f41 ET |
1051 | hw->phy.ops.read_reg_mdi(hw, |
1052 | IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT, | |
1053 | MDIO_MMD_PMAPMD, | |
1054 | &sfp_stat); | |
c4900be0 DS |
1055 | sfp_stat = sfp_stat & IXGBE_I2C_EEPROM_STATUS_MASK; |
1056 | if (sfp_stat != IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS) | |
1057 | break; | |
032b4325 | 1058 | usleep_range(10000, 20000); |
c4900be0 DS |
1059 | } |
1060 | ||
1061 | if (sfp_stat != IXGBE_I2C_EEPROM_STATUS_PASS) { | |
1062 | hw_dbg(hw, "EEPROM read did not pass.\n"); | |
1063 | status = IXGBE_ERR_SFP_NOT_PRESENT; | |
1064 | goto out; | |
1065 | } | |
1066 | ||
1067 | /* Read data */ | |
3dcc2f41 ET |
1068 | hw->phy.ops.read_reg_mdi(hw, IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA, |
1069 | MDIO_MMD_PMAPMD, &sfp_data); | |
c4900be0 DS |
1070 | |
1071 | *eeprom_data = (u8)(sfp_data >> 8); | |
1072 | } else { | |
1073 | status = IXGBE_ERR_PHY; | |
c4900be0 DS |
1074 | } |
1075 | ||
1076 | out: | |
3dcc2f41 | 1077 | hw->mac.ops.release_swfw_sync(hw, gssr); |
c4900be0 DS |
1078 | return status; |
1079 | } | |
1080 | ||
07ce870b ET |
1081 | /** |
1082 | * ixgbe_read_i2c_eeprom_82598 - Reads 8 bit word over I2C interface. | |
1083 | * @hw: pointer to hardware structure | |
1084 | * @byte_offset: EEPROM byte offset to read | |
1085 | * @eeprom_data: value read | |
1086 | * | |
1087 | * Performs 8 byte read operation to SFP module's EEPROM over I2C interface. | |
1088 | **/ | |
1089 | static s32 ixgbe_read_i2c_eeprom_82598(struct ixgbe_hw *hw, u8 byte_offset, | |
1090 | u8 *eeprom_data) | |
1091 | { | |
1092 | return ixgbe_read_i2c_phy_82598(hw, IXGBE_I2C_EEPROM_DEV_ADDR, | |
1093 | byte_offset, eeprom_data); | |
1094 | } | |
1095 | ||
1096 | /** | |
1097 | * ixgbe_read_i2c_sff8472_82598 - Reads 8 bit word over I2C interface. | |
1098 | * @hw: pointer to hardware structure | |
1099 | * @byte_offset: byte offset at address 0xA2 | |
1100 | * @eeprom_data: value read | |
1101 | * | |
1102 | * Performs 8 byte read operation to SFP module's SFF-8472 data over I2C | |
1103 | **/ | |
1104 | static s32 ixgbe_read_i2c_sff8472_82598(struct ixgbe_hw *hw, u8 byte_offset, | |
1105 | u8 *sff8472_data) | |
1106 | { | |
1107 | return ixgbe_read_i2c_phy_82598(hw, IXGBE_I2C_EEPROM_DEV_ADDR2, | |
1108 | byte_offset, sff8472_data); | |
1109 | } | |
1110 | ||
c44ade9e JB |
1111 | /** |
1112 | * ixgbe_get_supported_physical_layer_82598 - Returns physical layer type | |
1113 | * @hw: pointer to hardware structure | |
1114 | * | |
1115 | * Determines physical layer capabilities of the current configuration. | |
1116 | **/ | |
11afc1b1 | 1117 | static u32 ixgbe_get_supported_physical_layer_82598(struct ixgbe_hw *hw) |
c44ade9e | 1118 | { |
11afc1b1 | 1119 | u32 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN; |
04193058 PWJ |
1120 | u32 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC); |
1121 | u32 pma_pmd_10g = autoc & IXGBE_AUTOC_10G_PMA_PMD_MASK; | |
1122 | u32 pma_pmd_1g = autoc & IXGBE_AUTOC_1G_PMA_PMD_MASK; | |
1123 | u16 ext_ability = 0; | |
1124 | ||
1125 | hw->phy.ops.identify(hw); | |
1126 | ||
1127 | /* Copper PHY must be checked before AUTOC LMS to determine correct | |
1128 | * physical layer because 10GBase-T PHYs use LMS = KX4/KX */ | |
037c6d0a ET |
1129 | switch (hw->phy.type) { |
1130 | case ixgbe_phy_tn: | |
037c6d0a ET |
1131 | case ixgbe_phy_cu_unknown: |
1132 | hw->phy.ops.read_reg(hw, MDIO_PMA_EXTABLE, | |
1133 | MDIO_MMD_PMAPMD, &ext_ability); | |
6b73e10d | 1134 | if (ext_ability & MDIO_PMA_EXTABLE_10GBT) |
04193058 | 1135 | physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_T; |
6b73e10d | 1136 | if (ext_ability & MDIO_PMA_EXTABLE_1000BT) |
04193058 | 1137 | physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T; |
6b73e10d | 1138 | if (ext_ability & MDIO_PMA_EXTABLE_100BTX) |
04193058 PWJ |
1139 | physical_layer |= IXGBE_PHYSICAL_LAYER_100BASE_TX; |
1140 | goto out; | |
037c6d0a ET |
1141 | default: |
1142 | break; | |
04193058 | 1143 | } |
c44ade9e | 1144 | |
04193058 PWJ |
1145 | switch (autoc & IXGBE_AUTOC_LMS_MASK) { |
1146 | case IXGBE_AUTOC_LMS_1G_AN: | |
1147 | case IXGBE_AUTOC_LMS_1G_LINK_NO_AN: | |
1148 | if (pma_pmd_1g == IXGBE_AUTOC_1G_KX) | |
1149 | physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_KX; | |
1150 | else | |
1151 | physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_BX; | |
c4900be0 | 1152 | break; |
04193058 PWJ |
1153 | case IXGBE_AUTOC_LMS_10G_LINK_NO_AN: |
1154 | if (pma_pmd_10g == IXGBE_AUTOC_10G_CX4) | |
1155 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_CX4; | |
1156 | else if (pma_pmd_10g == IXGBE_AUTOC_10G_KX4) | |
1157 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KX4; | |
1158 | else /* XAUI */ | |
1159 | physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN; | |
c44ade9e | 1160 | break; |
04193058 PWJ |
1161 | case IXGBE_AUTOC_LMS_KX4_AN: |
1162 | case IXGBE_AUTOC_LMS_KX4_AN_1G_AN: | |
1163 | if (autoc & IXGBE_AUTOC_KX_SUPP) | |
1164 | physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_KX; | |
1165 | if (autoc & IXGBE_AUTOC_KX4_SUPP) | |
1166 | physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KX4; | |
c44ade9e | 1167 | break; |
04193058 | 1168 | default: |
0befdb3e | 1169 | break; |
04193058 PWJ |
1170 | } |
1171 | ||
1172 | if (hw->phy.type == ixgbe_phy_nl) { | |
c4900be0 DS |
1173 | hw->phy.ops.identify_sfp(hw); |
1174 | ||
1175 | switch (hw->phy.sfp_type) { | |
1176 | case ixgbe_sfp_type_da_cu: | |
1177 | physical_layer = IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU; | |
1178 | break; | |
1179 | case ixgbe_sfp_type_sr: | |
1180 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR; | |
1181 | break; | |
1182 | case ixgbe_sfp_type_lr: | |
1183 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR; | |
1184 | break; | |
1185 | default: | |
1186 | physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN; | |
1187 | break; | |
1188 | } | |
04193058 | 1189 | } |
c44ade9e | 1190 | |
04193058 PWJ |
1191 | switch (hw->device_id) { |
1192 | case IXGBE_DEV_ID_82598_DA_DUAL_PORT: | |
1193 | physical_layer = IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU; | |
1194 | break; | |
1195 | case IXGBE_DEV_ID_82598AF_DUAL_PORT: | |
1196 | case IXGBE_DEV_ID_82598AF_SINGLE_PORT: | |
1197 | case IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM: | |
1198 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR; | |
1199 | break; | |
1200 | case IXGBE_DEV_ID_82598EB_XF_LR: | |
1201 | physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR; | |
1202 | break; | |
c44ade9e | 1203 | default: |
c44ade9e JB |
1204 | break; |
1205 | } | |
1206 | ||
04193058 | 1207 | out: |
c44ade9e JB |
1208 | return physical_layer; |
1209 | } | |
1210 | ||
c9130180 ET |
1211 | /** |
1212 | * ixgbe_set_lan_id_multi_port_pcie_82598 - Set LAN id for PCIe multiple | |
1213 | * port devices. | |
1214 | * @hw: pointer to the HW structure | |
1215 | * | |
1216 | * Calls common function and corrects issue with some single port devices | |
1217 | * that enable LAN1 but not LAN0. | |
1218 | **/ | |
1219 | static void ixgbe_set_lan_id_multi_port_pcie_82598(struct ixgbe_hw *hw) | |
1220 | { | |
1221 | struct ixgbe_bus_info *bus = &hw->bus; | |
1222 | u16 pci_gen = 0; | |
1223 | u16 pci_ctrl2 = 0; | |
1224 | ||
1225 | ixgbe_set_lan_id_multi_port_pcie(hw); | |
1226 | ||
1227 | /* check if LAN0 is disabled */ | |
1228 | hw->eeprom.ops.read(hw, IXGBE_PCIE_GENERAL_PTR, &pci_gen); | |
1229 | if ((pci_gen != 0) && (pci_gen != 0xFFFF)) { | |
1230 | ||
1231 | hw->eeprom.ops.read(hw, pci_gen + IXGBE_PCIE_CTRL2, &pci_ctrl2); | |
1232 | ||
1233 | /* if LAN0 is completely disabled force function to 0 */ | |
1234 | if ((pci_ctrl2 & IXGBE_PCIE_CTRL2_LAN_DISABLE) && | |
1235 | !(pci_ctrl2 & IXGBE_PCIE_CTRL2_DISABLE_SELECT) && | |
1236 | !(pci_ctrl2 & IXGBE_PCIE_CTRL2_DUMMY_ENABLE)) { | |
1237 | ||
1238 | bus->func = 0; | |
1239 | } | |
1240 | } | |
1241 | } | |
1242 | ||
80605c65 | 1243 | /** |
44834700 | 1244 | * ixgbe_set_rxpba_82598 - Initialize RX packet buffer |
80605c65 | 1245 | * @hw: pointer to hardware structure |
44834700 JK |
1246 | * @num_pb: number of packet buffers to allocate |
1247 | * @headroom: reserve n KB of headroom | |
1248 | * @strategy: packet buffer allocation strategy | |
1249 | **/ | |
1250 | static void ixgbe_set_rxpba_82598(struct ixgbe_hw *hw, int num_pb, | |
1251 | u32 headroom, int strategy) | |
80605c65 JF |
1252 | { |
1253 | u32 rxpktsize = IXGBE_RXPBSIZE_64KB; | |
1254 | u8 i = 0; | |
1255 | ||
1256 | if (!num_pb) | |
1257 | return; | |
1258 | ||
1259 | /* Setup Rx packet buffer sizes */ | |
1260 | switch (strategy) { | |
1261 | case PBA_STRATEGY_WEIGHTED: | |
1262 | /* Setup the first four at 80KB */ | |
1263 | rxpktsize = IXGBE_RXPBSIZE_80KB; | |
1264 | for (; i < 4; i++) | |
1265 | IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), rxpktsize); | |
1266 | /* Setup the last four at 48KB...don't re-init i */ | |
1267 | rxpktsize = IXGBE_RXPBSIZE_48KB; | |
1268 | /* Fall Through */ | |
1269 | case PBA_STRATEGY_EQUAL: | |
1270 | default: | |
1271 | /* Divide the remaining Rx packet buffer evenly among the TCs */ | |
1272 | for (; i < IXGBE_MAX_PACKET_BUFFERS; i++) | |
1273 | IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), rxpktsize); | |
1274 | break; | |
1275 | } | |
1276 | ||
1277 | /* Setup Tx packet buffer sizes */ | |
1278 | for (i = 0; i < IXGBE_MAX_PACKET_BUFFERS; i++) | |
1279 | IXGBE_WRITE_REG(hw, IXGBE_TXPBSIZE(i), IXGBE_TXPBSIZE_40KB); | |
1280 | ||
1281 | return; | |
1282 | } | |
1283 | ||
9a799d71 | 1284 | static struct ixgbe_mac_operations mac_ops_82598 = { |
c44ade9e JB |
1285 | .init_hw = &ixgbe_init_hw_generic, |
1286 | .reset_hw = &ixgbe_reset_hw_82598, | |
202ff1ec | 1287 | .start_hw = &ixgbe_start_hw_82598, |
c44ade9e | 1288 | .clear_hw_cntrs = &ixgbe_clear_hw_cntrs_generic, |
9a799d71 | 1289 | .get_media_type = &ixgbe_get_media_type_82598, |
c44ade9e | 1290 | .get_supported_physical_layer = &ixgbe_get_supported_physical_layer_82598, |
11afc1b1 | 1291 | .enable_rx_dma = &ixgbe_enable_rx_dma_generic, |
c44ade9e JB |
1292 | .get_mac_addr = &ixgbe_get_mac_addr_generic, |
1293 | .stop_adapter = &ixgbe_stop_adapter_generic, | |
11afc1b1 | 1294 | .get_bus_info = &ixgbe_get_bus_info_generic, |
c9130180 | 1295 | .set_lan_id = &ixgbe_set_lan_id_multi_port_pcie_82598, |
c44ade9e JB |
1296 | .read_analog_reg8 = &ixgbe_read_analog_reg8_82598, |
1297 | .write_analog_reg8 = &ixgbe_write_analog_reg8_82598, | |
3957d63d | 1298 | .setup_link = &ixgbe_setup_mac_link_82598, |
80605c65 | 1299 | .set_rxpba = &ixgbe_set_rxpba_82598, |
c44ade9e JB |
1300 | .check_link = &ixgbe_check_mac_link_82598, |
1301 | .get_link_capabilities = &ixgbe_get_link_capabilities_82598, | |
1302 | .led_on = &ixgbe_led_on_generic, | |
1303 | .led_off = &ixgbe_led_off_generic, | |
87c12017 PW |
1304 | .blink_led_start = &ixgbe_blink_led_start_generic, |
1305 | .blink_led_stop = &ixgbe_blink_led_stop_generic, | |
c44ade9e JB |
1306 | .set_rar = &ixgbe_set_rar_generic, |
1307 | .clear_rar = &ixgbe_clear_rar_generic, | |
1308 | .set_vmdq = &ixgbe_set_vmdq_82598, | |
1309 | .clear_vmdq = &ixgbe_clear_vmdq_82598, | |
1310 | .init_rx_addrs = &ixgbe_init_rx_addrs_generic, | |
c44ade9e JB |
1311 | .update_mc_addr_list = &ixgbe_update_mc_addr_list_generic, |
1312 | .enable_mc = &ixgbe_enable_mc_generic, | |
1313 | .disable_mc = &ixgbe_disable_mc_generic, | |
1314 | .clear_vfta = &ixgbe_clear_vfta_82598, | |
1315 | .set_vfta = &ixgbe_set_vfta_82598, | |
620fa036 | 1316 | .fc_enable = &ixgbe_fc_enable_82598, |
9612de92 | 1317 | .set_fw_drv_ver = NULL, |
5e655105 DS |
1318 | .acquire_swfw_sync = &ixgbe_acquire_swfw_sync, |
1319 | .release_swfw_sync = &ixgbe_release_swfw_sync, | |
3ca8bc6d DS |
1320 | .get_thermal_sensor_data = NULL, |
1321 | .init_thermal_sensor_thresh = NULL, | |
0b2679d6 | 1322 | .mng_fw_enabled = NULL, |
429d6a3b DS |
1323 | .prot_autoc_read = &prot_autoc_read_generic, |
1324 | .prot_autoc_write = &prot_autoc_write_generic, | |
c44ade9e JB |
1325 | }; |
1326 | ||
1327 | static struct ixgbe_eeprom_operations eeprom_ops_82598 = { | |
1328 | .init_params = &ixgbe_init_eeprom_params_generic, | |
21ce849b | 1329 | .read = &ixgbe_read_eerd_generic, |
2fa5eef4 ET |
1330 | .write = &ixgbe_write_eeprom_generic, |
1331 | .write_buffer = &ixgbe_write_eeprom_buffer_bit_bang_generic, | |
68c7005d | 1332 | .read_buffer = &ixgbe_read_eerd_buffer_generic, |
a391f1d5 | 1333 | .calc_checksum = &ixgbe_calc_eeprom_checksum_generic, |
c44ade9e JB |
1334 | .validate_checksum = &ixgbe_validate_eeprom_checksum_generic, |
1335 | .update_checksum = &ixgbe_update_eeprom_checksum_generic, | |
1336 | }; | |
1337 | ||
1338 | static struct ixgbe_phy_operations phy_ops_82598 = { | |
1339 | .identify = &ixgbe_identify_phy_generic, | |
8f58332b | 1340 | .identify_sfp = &ixgbe_identify_module_generic, |
04f165ef | 1341 | .init = &ixgbe_init_phy_ops_82598, |
c44ade9e JB |
1342 | .reset = &ixgbe_reset_phy_generic, |
1343 | .read_reg = &ixgbe_read_phy_reg_generic, | |
1344 | .write_reg = &ixgbe_write_phy_reg_generic, | |
3dcc2f41 ET |
1345 | .read_reg_mdi = &ixgbe_read_phy_reg_mdi, |
1346 | .write_reg_mdi = &ixgbe_write_phy_reg_mdi, | |
c44ade9e JB |
1347 | .setup_link = &ixgbe_setup_phy_link_generic, |
1348 | .setup_link_speed = &ixgbe_setup_phy_link_speed_generic, | |
07ce870b | 1349 | .read_i2c_sff8472 = &ixgbe_read_i2c_sff8472_82598, |
c4900be0 | 1350 | .read_i2c_eeprom = &ixgbe_read_i2c_eeprom_82598, |
119fc60a | 1351 | .check_overtemp = &ixgbe_tn_check_overtemp, |
9a799d71 AK |
1352 | }; |
1353 | ||
3957d63d | 1354 | struct ixgbe_info ixgbe_82598_info = { |
9a799d71 AK |
1355 | .mac = ixgbe_mac_82598EB, |
1356 | .get_invariants = &ixgbe_get_invariants_82598, | |
1357 | .mac_ops = &mac_ops_82598, | |
c44ade9e JB |
1358 | .eeprom_ops = &eeprom_ops_82598, |
1359 | .phy_ops = &phy_ops_82598, | |
9a799d71 | 1360 | }; |