projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: fec: fix interrupt handling races
[linux-2.6-block.git] / drivers / net / ethernet / freescale / fec_main.c
CommitLineData
1da177e4
LT		 1/*
2 * Fast Ethernet Controller (FEC) driver for Motorola MPC8xx.
3 * Copyright (c) 1997 Dan Malek (dmalek@jlc.net)
4 *
7dd6a2aa 5 * Right now, I am very wasteful with the buffers. I allocate memory
1da177e4
LT		 6 * pages and then divide them into 2K frame buffers. This way I know I
7 * have buffers large enough to hold one frame within one buffer descriptor.
8 * Once I get this working, I will use 64 or 128 byte CPM buffers, which
9 * will be much more memory efficient and will easily handle lots of
10 * small packets.
11 *
12 * Much better multiple PHY support by Magnus Damm.
13 * Copyright (c) 2000 Ericsson Radio Systems AB.
14 *
562d2f8c
GU		 15 * Support for FEC controller of ColdFire processors.
16 * Copyright (c) 2001-2005 Greg Ungerer (gerg@snapgear.com)
7dd6a2aa
GU		 17 *
18 * Bug fixes and cleanup by Philippe De Muyter (phdm@macqel.be)
677177c5 19 * Copyright (c) 2004-2006 Macq Electronique SA.
b5680e0b 20 *
230dec61 21 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
1da177e4
LT		 22 */
23
1da177e4
LT		 24#include <linux/module.h>
25#include <linux/kernel.h>
26#include <linux/string.h>
27#include <linux/ptrace.h>
28#include <linux/errno.h>
29#include <linux/ioport.h>
30#include <linux/slab.h>
31#include <linux/interrupt.h>
1da177e4
LT		 32#include <linux/delay.h>
33#include <linux/netdevice.h>
34#include <linux/etherdevice.h>
35#include <linux/skbuff.h>
4c09eed9
JB		 36#include <linux/in.h>
37#include <linux/ip.h>
38#include <net/ip.h>
79f33912 39#include <net/tso.h>
4c09eed9
JB		 40#include <linux/tcp.h>
41#include <linux/udp.h>
42#include <linux/icmp.h>
1da177e4
LT		 43#include <linux/spinlock.h>
44#include <linux/workqueue.h>
45#include <linux/bitops.h>
6f501b17
SH		 46#include <linux/io.h>
47#include <linux/irq.h>
196719ec 48#include <linux/clk.h>
ead73183 49#include <linux/platform_device.h>
e6b043d5 50#include <linux/phy.h>
5eb32bd0 51#include <linux/fec.h>
ca2cc333
SG		 52#include <linux/of.h>
53#include <linux/of_device.h>
54#include <linux/of_gpio.h>
55#include <linux/of_net.h>
5fa9c0fe 56#include <linux/regulator/consumer.h>
cdffcf1b 57#include <linux/if_vlan.h>
a68ab98e 58#include <linux/pinctrl/consumer.h>
1da177e4 59
080853af 60#include <asm/cacheflush.h>
196719ec 61
1da177e4 62#include "fec.h"
1da177e4 63
772e42b0
CM		 64static void set_multicast_list(struct net_device *ndev);
65
085e79ed 66#if defined(CONFIG_ARM)
196719ec
SH		 67#define FEC_ALIGNMENT 0xf
68#else
69#define FEC_ALIGNMENT 0x3
70#endif
71
b5680e0b
SG		 72#define DRIVER_NAME "fec"
73
baa70a5c
FL		 74/* Pause frame feild and FIFO threshold */
75#define FEC_ENET_FCE (1 << 5)
76#define FEC_ENET_RSEM_V 0x84
77#define FEC_ENET_RSFL_V 16
78#define FEC_ENET_RAEM_V 0x8
79#define FEC_ENET_RAFL_V 0x8
80#define FEC_ENET_OPD_V 0xFFF0
81
b5680e0b
SG		 82/* Controller is ENET-MAC */
83#define FEC_QUIRK_ENET_MAC (1 << 0)
84/* Controller needs driver to swap frame */
85#define FEC_QUIRK_SWAP_FRAME (1 << 1)
0ca1e290
SG		 86/* Controller uses gasket */
87#define FEC_QUIRK_USE_GASKET (1 << 2)
230dec61
SG		 88/* Controller has GBIT support */
89#define FEC_QUIRK_HAS_GBIT (1 << 3)
ff43da86
FL		 90/* Controller has extend desc buffer */
91#define FEC_QUIRK_HAS_BUFDESC_EX (1 << 4)
48496255
SG		 92/* Controller has hardware checksum support */
93#define FEC_QUIRK_HAS_CSUM (1 << 5)
cdffcf1b
JB		 94/* Controller has hardware vlan support */
95#define FEC_QUIRK_HAS_VLAN (1 << 6)
03191656
FL		 96/* ENET IP errata ERR006358
97 *
98 * If the ready bit in the transmit buffer descriptor (TxBD[R]) is previously
99 * detected as not set during a prior frame transmission, then the
100 * ENET_TDAR[TDAR] bit is cleared at a later time, even if additional TxBDs
101 * were added to the ring and the ENET_TDAR[TDAR] bit is set. This results in
03191656
FL		 102 * frames not being transmitted until there is a 0-to-1 transition on
103 * ENET_TDAR[TDAR].
104 */
105#define FEC_QUIRK_ERR006358 (1 << 7)
b5680e0b
SG		 106
107static struct platform_device_id fec_devtype[] = {
108 {
0ca1e290 109 /* keep it for coldfire */
b5680e0b
SG		 110 .name = DRIVER_NAME,
111 .driver_data = 0,
0ca1e290
SG		 112 }, {
113 .name = "imx25-fec",
114 .driver_data = FEC_QUIRK_USE_GASKET,
115 }, {
116 .name = "imx27-fec",
117 .driver_data = 0,
b5680e0b
SG		 118 }, {
119 .name = "imx28-fec",
120 .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_SWAP_FRAME,
230dec61
SG		 121 }, {
122 .name = "imx6q-fec",
ff43da86 123 .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_HAS_GBIT |
cdffcf1b 124 FEC_QUIRK_HAS_BUFDESC_EX | FEC_QUIRK_HAS_CSUM |
03191656 125 FEC_QUIRK_HAS_VLAN | FEC_QUIRK_ERR006358,
ca7c4a45 126 }, {
36803542 127 .name = "mvf600-fec",
ca7c4a45 128 .driver_data = FEC_QUIRK_ENET_MAC,
0ca1e290
SG		 129 }, {
130 /* sentinel */
131 }
b5680e0b 132};
0ca1e290 133MODULE_DEVICE_TABLE(platform, fec_devtype);
b5680e0b 134
ca2cc333 135enum imx_fec_type {
a7dd3219 136 IMX25_FEC = 1, /* runs on i.mx25/50/53 */
ca2cc333
SG		 137 IMX27_FEC, /* runs on i.mx27/35/51 */
138 IMX28_FEC,
230dec61 139 IMX6Q_FEC,
36803542 140 MVF600_FEC,
ca2cc333
SG		 141};
142
143static const struct of_device_id fec_dt_ids[] = {
144 { .compatible = "fsl,imx25-fec", .data = &fec_devtype[IMX25_FEC], },
145 { .compatible = "fsl,imx27-fec", .data = &fec_devtype[IMX27_FEC], },
146 { .compatible = "fsl,imx28-fec", .data = &fec_devtype[IMX28_FEC], },
230dec61 147 { .compatible = "fsl,imx6q-fec", .data = &fec_devtype[IMX6Q_FEC], },
36803542 148 { .compatible = "fsl,mvf600-fec", .data = &fec_devtype[MVF600_FEC], },
ca2cc333
SG		 149 { /* sentinel */ }
150};
151MODULE_DEVICE_TABLE(of, fec_dt_ids);
152
49da97dc
SG		 153static unsigned char macaddr[ETH_ALEN];
154module_param_array(macaddr, byte, NULL, 0);
155MODULE_PARM_DESC(macaddr, "FEC Ethernet MAC address");
1da177e4 156
49da97dc 157#if defined(CONFIG_M5272)
1da177e4
LT		 158/*
159 * Some hardware gets it MAC address out of local flash memory.
160 * if this is non-zero then assume it is the address to get MAC from.
161 */
162#if defined(CONFIG_NETtel)
163#define FEC_FLASHMAC 0xf0006006
164#elif defined(CONFIG_GILBARCONAP) || defined(CONFIG_SCALES)
165#define FEC_FLASHMAC 0xf0006000
1da177e4
LT		 166#elif defined(CONFIG_CANCam)
167#define FEC_FLASHMAC 0xf0020000
7dd6a2aa
GU		 168#elif defined (CONFIG_M5272C3)
169#define FEC_FLASHMAC (0xffe04000 + 4)
170#elif defined(CONFIG_MOD5272)
a7dd3219 171#define FEC_FLASHMAC 0xffc0406b
1da177e4
LT		 172#else
173#define FEC_FLASHMAC 0
174#endif
43be6366 175#endif /* CONFIG_M5272 */
ead73183 176
22f6b860 177/* Interrupt events/masks. */
1da177e4
LT		 178#define FEC_ENET_HBERR ((uint)0x80000000) /* Heartbeat error */
179#define FEC_ENET_BABR ((uint)0x40000000) /* Babbling receiver */
180#define FEC_ENET_BABT ((uint)0x20000000) /* Babbling transmitter */
181#define FEC_ENET_GRA ((uint)0x10000000) /* Graceful stop complete */
182#define FEC_ENET_TXF ((uint)0x08000000) /* Full frame transmitted */
183#define FEC_ENET_TXB ((uint)0x04000000) /* A buffer was transmitted */
184#define FEC_ENET_RXF ((uint)0x02000000) /* Full frame received */
185#define FEC_ENET_RXB ((uint)0x01000000) /* A buffer was received */
186#define FEC_ENET_MII ((uint)0x00800000) /* MII interrupt */
187#define FEC_ENET_EBERR ((uint)0x00400000) /* SDMA bus error */
188
4bee1f9a 189#define FEC_DEFAULT_IMASK (FEC_ENET_TXF | FEC_ENET_RXF | FEC_ENET_MII)
dc975382 190#define FEC_RX_DISABLED_IMASK (FEC_DEFAULT_IMASK & (~FEC_ENET_RXF))
4bee1f9a 191
cdffcf1b 192/* The FEC stores dest/src/type/vlan, data, and checksum for receive packets.
1da177e4 193 */
cdffcf1b 194#define PKT_MAXBUF_SIZE 1522
1da177e4 195#define PKT_MINBUF_SIZE 64
cdffcf1b 196#define PKT_MAXBLR_SIZE 1536
1da177e4 197
4c09eed9
JB		 198/* FEC receive acceleration */
199#define FEC_RACC_IPDIS (1 << 1)
200#define FEC_RACC_PRODIS (1 << 2)
201#define FEC_RACC_OPTIONS (FEC_RACC_IPDIS | FEC_RACC_PRODIS)
202
1da177e4 203/*
6b265293 204 * The 5270/5271/5280/5282/532x RX control register also contains maximum frame
1da177e4
LT		 205 * size bits. Other FEC hardware does not, so we need to take that into
206 * account when setting it.
207 */
562d2f8c 208#if defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x) || \
085e79ed 209 defined(CONFIG_M520x) || defined(CONFIG_M532x) || defined(CONFIG_ARM)
1da177e4
LT		 210#define OPT_FRAME_SIZE (PKT_MAXBUF_SIZE << 16)
211#else
212#define OPT_FRAME_SIZE 0
213#endif
214
e6b043d5
BW		 215/* FEC MII MMFR bits definition */
216#define FEC_MMFR_ST (1 << 30)
217#define FEC_MMFR_OP_READ (2 << 28)
218#define FEC_MMFR_OP_WRITE (1 << 28)
219#define FEC_MMFR_PA(v) ((v & 0x1f) << 23)
220#define FEC_MMFR_RA(v) ((v & 0x1f) << 18)
221#define FEC_MMFR_TA (2 << 16)
222#define FEC_MMFR_DATA(v) (v & 0xffff)
1da177e4 223
c3b084c2 224#define FEC_MII_TIMEOUT 30000 /* us */
1da177e4 225
22f6b860
SH		 226/* Transmitter timeout */
227#define TX_TIMEOUT (2 * HZ)
1da177e4 228
baa70a5c
FL		 229#define FEC_PAUSE_FLAG_AUTONEG 0x1
230#define FEC_PAUSE_FLAG_ENABLE 0x2
231
79f33912
NA		 232#define TSO_HEADER_SIZE 128
233/* Max number of allowed TCP segments for software TSO */
234#define FEC_MAX_TSO_SEGS 100
235#define FEC_MAX_SKB_DESCS (FEC_MAX_TSO_SEGS * 2 + MAX_SKB_FRAGS)
236
237#define IS_TSO_HEADER(txq, addr) \
238 ((addr >= txq->tso_hdrs_dma) && \
239 (addr < txq->tso_hdrs_dma + txq->tx_ring_size * TSO_HEADER_SIZE))
240
e163cc97
LW		 241static int mii_cnt;
242
36e24e2e
DFB		 243static inline
244struct bufdesc *fec_enet_get_nextdesc(struct bufdesc *bdp, struct fec_enet_private *fep)
ff43da86 245{
36e24e2e
DFB		 246 struct bufdesc *new_bd = bdp + 1;
247 struct bufdesc_ex *ex_new_bd = (struct bufdesc_ex *)bdp + 1;
248 struct bufdesc_ex *ex_base;
249 struct bufdesc *base;
250 int ring_size;
251
252 if (bdp >= fep->tx_bd_base) {
253 base = fep->tx_bd_base;
254 ring_size = fep->tx_ring_size;
255 ex_base = (struct bufdesc_ex *)fep->tx_bd_base;
256 } else {
257 base = fep->rx_bd_base;
258 ring_size = fep->rx_ring_size;
259 ex_base = (struct bufdesc_ex *)fep->rx_bd_base;
260 }
261
262 if (fep->bufdesc_ex)
263 return (struct bufdesc *)((ex_new_bd >= (ex_base + ring_size)) ?
264 ex_base : ex_new_bd);
ff43da86 265 else
36e24e2e
DFB		 266 return (new_bd >= (base + ring_size)) ?
267 base : new_bd;
ff43da86
FL		 268}
269
36e24e2e
DFB		 270static inline
271struct bufdesc *fec_enet_get_prevdesc(struct bufdesc *bdp, struct fec_enet_private *fep)
ff43da86 272{
36e24e2e
DFB		 273 struct bufdesc *new_bd = bdp - 1;
274 struct bufdesc_ex *ex_new_bd = (struct bufdesc_ex *)bdp - 1;
275 struct bufdesc_ex *ex_base;
276 struct bufdesc *base;
277 int ring_size;
278
279 if (bdp >= fep->tx_bd_base) {
280 base = fep->tx_bd_base;
281 ring_size = fep->tx_ring_size;
282 ex_base = (struct bufdesc_ex *)fep->tx_bd_base;
283 } else {
284 base = fep->rx_bd_base;
285 ring_size = fep->rx_ring_size;
286 ex_base = (struct bufdesc_ex *)fep->rx_bd_base;
287 }
288
289 if (fep->bufdesc_ex)
290 return (struct bufdesc *)((ex_new_bd < ex_base) ?
291 (ex_new_bd + ring_size) : ex_new_bd);
ff43da86 292 else
36e24e2e 293 return (new_bd < base) ? (new_bd + ring_size) : new_bd;
ff43da86
FL		 294}
295
61a4427b
NA		 296static int fec_enet_get_bd_index(struct bufdesc *base, struct bufdesc *bdp,
297 struct fec_enet_private *fep)
298{
299 return ((const char *)bdp - (const char *)base) / fep->bufdesc_size;
300}
301
6e909283
NA		 302static int fec_enet_get_free_txdesc_num(struct fec_enet_private *fep)
303{
304 int entries;
305
306 entries = ((const char *)fep->dirty_tx -
307 (const char *)fep->cur_tx) / fep->bufdesc_size - 1;
308
309 return entries > 0 ? entries : entries + fep->tx_ring_size;
310}
311
b5680e0b
SG		 312static void *swap_buffer(void *bufaddr, int len)
313{
314 int i;
315 unsigned int *buf = bufaddr;
316
ffed61e6 317 for (i = 0; i < DIV_ROUND_UP(len, 4); i++, buf++)
b5680e0b
SG		 318 *buf = cpu_to_be32(*buf);
319
320 return bufaddr;
321}
322
62a02c98
FD		 323static inline bool is_ipv4_pkt(struct sk_buff *skb)
324{
325 return skb->protocol == htons(ETH_P_IP) && ip_hdr(skb)->version == 4;
326}
327
4c09eed9
JB		 328static int
329fec_enet_clear_csum(struct sk_buff *skb, struct net_device *ndev)
330{
331 /* Only run for packets requiring a checksum. */
332 if (skb->ip_summed != CHECKSUM_PARTIAL)
333 return 0;
334
335 if (unlikely(skb_cow_head(skb, 0)))
336 return -1;
337
62a02c98
FD		 338 if (is_ipv4_pkt(skb))
339 ip_hdr(skb)->check = 0;
4c09eed9
JB		 340 *(__sum16 *)(skb->head + skb->csum_start + skb->csum_offset) = 0;
341
342 return 0;
343}
344
6e909283
NA		 345static void
346fec_enet_submit_work(struct bufdesc *bdp, struct fec_enet_private *fep)
347{
348 const struct platform_device_id *id_entry =
349 platform_get_device_id(fep->pdev);
350 struct bufdesc *bdp_pre;
351
352 bdp_pre = fec_enet_get_prevdesc(bdp, fep);
353 if ((id_entry->driver_data & FEC_QUIRK_ERR006358) &&
354 !(bdp_pre->cbd_sc & BD_ENET_TX_READY)) {
355 fep->delay_work.trig_tx = true;
356 schedule_delayed_work(&(fep->delay_work.delay_work),
357 msecs_to_jiffies(1));
358 }
359}
360
361static int
362fec_enet_txq_submit_frag_skb(struct sk_buff *skb, struct net_device *ndev)
1da177e4 363{
c556167f 364 struct fec_enet_private *fep = netdev_priv(ndev);
b5680e0b
SG		 365 const struct platform_device_id *id_entry =
366 platform_get_device_id(fep->pdev);
6e909283
NA		 367 struct bufdesc *bdp = fep->cur_tx;
368 struct bufdesc_ex *ebdp;
369 int nr_frags = skb_shinfo(skb)->nr_frags;
370 int frag, frag_len;
371 unsigned short status;
372 unsigned int estatus = 0;
373 skb_frag_t *this_frag;
de5fb0a0 374 unsigned int index;
6e909283
NA		 375 void *bufaddr;
376 int i;
1da177e4 377
6e909283
NA		 378 for (frag = 0; frag < nr_frags; frag++) {
379 this_frag = &skb_shinfo(skb)->frags[frag];
380 bdp = fec_enet_get_nextdesc(bdp, fep);
381 ebdp = (struct bufdesc_ex *)bdp;
382
383 status = bdp->cbd_sc;
384 status &= ~BD_ENET_TX_STATS;
385 status |= (BD_ENET_TX_TC | BD_ENET_TX_READY);
386 frag_len = skb_shinfo(skb)->frags[frag].size;
387
388 /* Handle the last BD specially */
389 if (frag == nr_frags - 1) {
390 status |= (BD_ENET_TX_INTR | BD_ENET_TX_LAST);
391 if (fep->bufdesc_ex) {
392 estatus |= BD_ENET_TX_INT;
393 if (unlikely(skb_shinfo(skb)->tx_flags &
394 SKBTX_HW_TSTAMP && fep->hwts_tx_en))
395 estatus |= BD_ENET_TX_TS;
396 }
397 }
398
399 if (fep->bufdesc_ex) {
400 if (skb->ip_summed == CHECKSUM_PARTIAL)
401 estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS;
402 ebdp->cbd_bdu = 0;
403 ebdp->cbd_esc = estatus;
404 }
405
406 bufaddr = page_address(this_frag->page.p) + this_frag->page_offset;
407
408 index = fec_enet_get_bd_index(fep->tx_bd_base, bdp, fep);
409 if (((unsigned long) bufaddr) & FEC_ALIGNMENT ||
410 id_entry->driver_data & FEC_QUIRK_SWAP_FRAME) {
411 memcpy(fep->tx_bounce[index], bufaddr, frag_len);
412 bufaddr = fep->tx_bounce[index];
413
414 if (id_entry->driver_data & FEC_QUIRK_SWAP_FRAME)
415 swap_buffer(bufaddr, frag_len);
416 }
417
418 bdp->cbd_bufaddr = dma_map_single(&fep->pdev->dev, bufaddr,
419 frag_len, DMA_TO_DEVICE);
420 if (dma_mapping_error(&fep->pdev->dev, bdp->cbd_bufaddr)) {
421 dev_kfree_skb_any(skb);
422 if (net_ratelimit())
423 netdev_err(ndev, "Tx DMA memory map failed\n");
424 goto dma_mapping_error;
425 }
426
427 bdp->cbd_datlen = frag_len;
428 bdp->cbd_sc = status;
429 }
430
431 fep->cur_tx = bdp;
432
433 return 0;
434
435dma_mapping_error:
1da177e4 436 bdp = fep->cur_tx;
6e909283
NA		 437 for (i = 0; i < frag; i++) {
438 bdp = fec_enet_get_nextdesc(bdp, fep);
439 dma_unmap_single(&fep->pdev->dev, bdp->cbd_bufaddr,
440 bdp->cbd_datlen, DMA_TO_DEVICE);
441 }
442 return NETDEV_TX_OK;
443}
1da177e4 444
6e909283
NA		 445static int fec_enet_txq_submit_skb(struct sk_buff *skb, struct net_device *ndev)
446{
447 struct fec_enet_private *fep = netdev_priv(ndev);
448 const struct platform_device_id *id_entry =
449 platform_get_device_id(fep->pdev);
450 int nr_frags = skb_shinfo(skb)->nr_frags;
451 struct bufdesc *bdp, *last_bdp;
452 void *bufaddr;
453 unsigned short status;
454 unsigned short buflen;
455 unsigned int estatus = 0;
456 unsigned int index;
79f33912 457 int entries_free;
6e909283 458 int ret;
22f6b860 459
79f33912
NA		 460 entries_free = fec_enet_get_free_txdesc_num(fep);
461 if (entries_free < MAX_SKB_FRAGS + 1) {
462 dev_kfree_skb_any(skb);
463 if (net_ratelimit())
464 netdev_err(ndev, "NOT enough BD for SG!\n");
465 return NETDEV_TX_OK;
466 }
467
4c09eed9
JB		 468 /* Protocol checksum off-load for TCP and UDP. */
469 if (fec_enet_clear_csum(skb, ndev)) {
8e7e6874 470 dev_kfree_skb_any(skb);
4c09eed9
JB		 471 return NETDEV_TX_OK;
472 }
473
6e909283
NA		 474 /* Fill in a Tx ring entry */
475 bdp = fep->cur_tx;
476 status = bdp->cbd_sc;
0e702ab3 477 status &= ~BD_ENET_TX_STATS;
1da177e4 478
22f6b860 479 /* Set buffer length and buffer pointer */
9555b31e 480 bufaddr = skb->data;
6e909283 481 buflen = skb_headlen(skb);
1da177e4 482
61a4427b 483 index = fec_enet_get_bd_index(fep->tx_bd_base, bdp, fep);
6e909283
NA		 484 if (((unsigned long) bufaddr) & FEC_ALIGNMENT ||
485 id_entry->driver_data & FEC_QUIRK_SWAP_FRAME) {
486 memcpy(fep->tx_bounce[index], skb->data, buflen);
9555b31e 487 bufaddr = fep->tx_bounce[index];
1da177e4 488
6e909283
NA		 489 if (id_entry->driver_data & FEC_QUIRK_SWAP_FRAME)
490 swap_buffer(bufaddr, buflen);
491 }
6aa20a22 492
1da177e4
LT		 493 /* Push the data cache so the CPM does not get stale memory
494 * data.
495 */
d1ab1f54 496 bdp->cbd_bufaddr = dma_map_single(&fep->pdev->dev, bufaddr,
6e909283 497 buflen, DMA_TO_DEVICE);
d842a31f 498 if (dma_mapping_error(&fep->pdev->dev, bdp->cbd_bufaddr)) {
d842a31f
DFB		 499 dev_kfree_skb_any(skb);
500 if (net_ratelimit())
501 netdev_err(ndev, "Tx DMA memory map failed\n");
502 return NETDEV_TX_OK;
503 }
1da177e4 504
6e909283
NA		 505 if (nr_frags) {
506 ret = fec_enet_txq_submit_frag_skb(skb, ndev);
507 if (ret)
508 return ret;
509 } else {
510 status |= (BD_ENET_TX_INTR | BD_ENET_TX_LAST);
511 if (fep->bufdesc_ex) {
512 estatus = BD_ENET_TX_INT;
513 if (unlikely(skb_shinfo(skb)->tx_flags &
514 SKBTX_HW_TSTAMP && fep->hwts_tx_en))
515 estatus |= BD_ENET_TX_TS;
516 }
517 }
518
ff43da86
FL		 519 if (fep->bufdesc_ex) {
520
521 struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp;
6e909283 522
ff43da86 523 if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP &&
6e909283 524 fep->hwts_tx_en))
6605b730 525 skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS;
4c09eed9 526
6e909283
NA		 527 if (skb->ip_summed == CHECKSUM_PARTIAL)
528 estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS;
529
530 ebdp->cbd_bdu = 0;
531 ebdp->cbd_esc = estatus;
6605b730 532 }
03191656 533
6e909283
NA		 534 last_bdp = fep->cur_tx;
535 index = fec_enet_get_bd_index(fep->tx_bd_base, last_bdp, fep);
536 /* Save skb pointer */
537 fep->tx_skbuff[index] = skb;
538
539 bdp->cbd_datlen = buflen;
540
fb8ef788
DFB		 541 /* Send it on its way. Tell FEC it's ready, interrupt when done,
542 * it's the last BD of the frame, and to put the CRC on the end.
543 */
6e909283 544 status |= (BD_ENET_TX_READY | BD_ENET_TX_TC);
fb8ef788
DFB		 545 bdp->cbd_sc = status;
546
6e909283 547 fec_enet_submit_work(bdp, fep);
03191656 548
22f6b860 549 /* If this was the last BD in the ring, start at the beginning again. */
6e909283 550 bdp = fec_enet_get_nextdesc(last_bdp, fep);
1da177e4 551
7a2a8451
ED		 552 skb_tx_timestamp(skb);
553
de5fb0a0
FL		 554 fep->cur_tx = bdp;
555
de5fb0a0
FL		 556 /* Trigger transmission start */
557 writel(0, fep->hwp + FEC_X_DES_ACTIVE);
1da177e4 558
6e909283 559 return 0;
1da177e4
LT		 560}
561
79f33912
NA		 562static int
563fec_enet_txq_put_data_tso(struct sk_buff *skb, struct net_device *ndev,
564 struct bufdesc *bdp, int index, char *data,
565 int size, bool last_tcp, bool is_last)
61a4427b
NA		 566{
567 struct fec_enet_private *fep = netdev_priv(ndev);
79f33912
NA		 568 const struct platform_device_id *id_entry =
569 platform_get_device_id(fep->pdev);
570 struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp;
571 unsigned short status;
572 unsigned int estatus = 0;
61a4427b
NA		 573
574 status = bdp->cbd_sc;
79f33912 575 status &= ~BD_ENET_TX_STATS;
61a4427b 576
79f33912
NA		 577 status |= (BD_ENET_TX_TC | BD_ENET_TX_READY);
578 bdp->cbd_datlen = size;
579
580 if (((unsigned long) data) & FEC_ALIGNMENT ||
581 id_entry->driver_data & FEC_QUIRK_SWAP_FRAME) {
582 memcpy(fep->tx_bounce[index], data, size);
583 data = fep->tx_bounce[index];
584
585 if (id_entry->driver_data & FEC_QUIRK_SWAP_FRAME)
586 swap_buffer(data, size);
587 }
588
589 bdp->cbd_bufaddr = dma_map_single(&fep->pdev->dev, data,
590 size, DMA_TO_DEVICE);
591 if (dma_mapping_error(&fep->pdev->dev, bdp->cbd_bufaddr)) {
592 dev_kfree_skb_any(skb);
6e909283 593 if (net_ratelimit())
79f33912 594 netdev_err(ndev, "Tx DMA memory map failed\n");
61a4427b
NA		 595 return NETDEV_TX_BUSY;
596 }
597
79f33912
NA		 598 if (fep->bufdesc_ex) {
599 if (skb->ip_summed == CHECKSUM_PARTIAL)
600 estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS;
601 ebdp->cbd_bdu = 0;
602 ebdp->cbd_esc = estatus;
603 }
604
605 /* Handle the last BD specially */
606 if (last_tcp)
607 status |= (BD_ENET_TX_LAST | BD_ENET_TX_TC);
608 if (is_last) {
609 status |= BD_ENET_TX_INTR;
610 if (fep->bufdesc_ex)
611 ebdp->cbd_esc |= BD_ENET_TX_INT;
612 }
613
614 bdp->cbd_sc = status;
615
616 return 0;
617}
618
619static int
620fec_enet_txq_put_hdr_tso(struct sk_buff *skb, struct net_device *ndev,
621 struct bufdesc *bdp, int index)
622{
623 struct fec_enet_private *fep = netdev_priv(ndev);
624 const struct platform_device_id *id_entry =
625 platform_get_device_id(fep->pdev);
626 int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
627 struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp;
628 void *bufaddr;
629 unsigned long dmabuf;
630 unsigned short status;
631 unsigned int estatus = 0;
632
633 status = bdp->cbd_sc;
634 status &= ~BD_ENET_TX_STATS;
635 status |= (BD_ENET_TX_TC | BD_ENET_TX_READY);
636
637 bufaddr = fep->tso_hdrs + index * TSO_HEADER_SIZE;
638 dmabuf = fep->tso_hdrs_dma + index * TSO_HEADER_SIZE;
639 if (((unsigned long) bufaddr) & FEC_ALIGNMENT ||
640 id_entry->driver_data & FEC_QUIRK_SWAP_FRAME) {
641 memcpy(fep->tx_bounce[index], skb->data, hdr_len);
642 bufaddr = fep->tx_bounce[index];
643
644 if (id_entry->driver_data & FEC_QUIRK_SWAP_FRAME)
645 swap_buffer(bufaddr, hdr_len);
646
647 dmabuf = dma_map_single(&fep->pdev->dev, bufaddr,
648 hdr_len, DMA_TO_DEVICE);
649 if (dma_mapping_error(&fep->pdev->dev, dmabuf)) {
650 dev_kfree_skb_any(skb);
651 if (net_ratelimit())
652 netdev_err(ndev, "Tx DMA memory map failed\n");
653 return NETDEV_TX_BUSY;
654 }
655 }
656
657 bdp->cbd_bufaddr = dmabuf;
658 bdp->cbd_datlen = hdr_len;
659
660 if (fep->bufdesc_ex) {
661 if (skb->ip_summed == CHECKSUM_PARTIAL)
662 estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS;
663 ebdp->cbd_bdu = 0;
664 ebdp->cbd_esc = estatus;
665 }
666
667 bdp->cbd_sc = status;
668
669 return 0;
670}
671
672static int fec_enet_txq_submit_tso(struct sk_buff *skb, struct net_device *ndev)
673{
674 struct fec_enet_private *fep = netdev_priv(ndev);
675 int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
676 int total_len, data_left;
677 struct bufdesc *bdp = fep->cur_tx;
678 struct tso_t tso;
679 unsigned int index = 0;
680 int ret;
681
682 if (tso_count_descs(skb) >= fec_enet_get_free_txdesc_num(fep)) {
683 dev_kfree_skb_any(skb);
684 if (net_ratelimit())
685 netdev_err(ndev, "NOT enough BD for TSO!\n");
686 return NETDEV_TX_OK;
687 }
688
689 /* Protocol checksum off-load for TCP and UDP. */
690 if (fec_enet_clear_csum(skb, ndev)) {
691 dev_kfree_skb_any(skb);
692 return NETDEV_TX_OK;
693 }
694
695 /* Initialize the TSO handler, and prepare the first payload */
696 tso_start(skb, &tso);
697
698 total_len = skb->len - hdr_len;
699 while (total_len > 0) {
700 char *hdr;
701
702 index = fec_enet_get_bd_index(fep->tx_bd_base, bdp, fep);
703 data_left = min_t(int, skb_shinfo(skb)->gso_size, total_len);
704 total_len -= data_left;
705
706 /* prepare packet headers: MAC + IP + TCP */
707 hdr = fep->tso_hdrs + index * TSO_HEADER_SIZE;
708 tso_build_hdr(skb, hdr, &tso, data_left, total_len == 0);
709 ret = fec_enet_txq_put_hdr_tso(skb, ndev, bdp, index);
710 if (ret)
711 goto err_release;
712
713 while (data_left > 0) {
714 int size;
715
716 size = min_t(int, tso.size, data_left);
717 bdp = fec_enet_get_nextdesc(bdp, fep);
718 index = fec_enet_get_bd_index(fep->tx_bd_base, bdp, fep);
719 ret = fec_enet_txq_put_data_tso(skb, ndev, bdp, index, tso.data,
720 size, size == data_left,
721 total_len == 0);
722 if (ret)
723 goto err_release;
724
725 data_left -= size;
726 tso_build_data(skb, &tso, size);
727 }
728
729 bdp = fec_enet_get_nextdesc(bdp, fep);
730 }
731
732 /* Save skb pointer */
733 fep->tx_skbuff[index] = skb;
734
735 fec_enet_submit_work(bdp, fep);
736
737 skb_tx_timestamp(skb);
738 fep->cur_tx = bdp;
739
740 /* Trigger transmission start */
741 writel(0, fep->hwp + FEC_X_DES_ACTIVE);
742
743 return 0;
744
745err_release:
746 /* TODO: Release all used data descriptors for TSO */
747 return ret;
748}
749
750static netdev_tx_t
751fec_enet_start_xmit(struct sk_buff *skb, struct net_device *ndev)
752{
753 struct fec_enet_private *fep = netdev_priv(ndev);
754 int entries_free;
755 int ret;
756
757 if (skb_is_gso(skb))
758 ret = fec_enet_txq_submit_tso(skb, ndev);
759 else
760 ret = fec_enet_txq_submit_skb(skb, ndev);
6e909283
NA		 761 if (ret)
762 return ret;
61a4427b 763
6e909283 764 entries_free = fec_enet_get_free_txdesc_num(fep);
79f33912 765 if (entries_free <= fep->tx_stop_threshold)
61a4427b
NA		 766 netif_stop_queue(ndev);
767
768 return NETDEV_TX_OK;
769}
770
14109a59
FL		 771/* Init RX & TX buffer descriptors
772 */
773static void fec_enet_bd_init(struct net_device *dev)
774{
775 struct fec_enet_private *fep = netdev_priv(dev);
776 struct bufdesc *bdp;
777 unsigned int i;
778
779 /* Initialize the receive buffer descriptors. */
780 bdp = fep->rx_bd_base;
36e24e2e 781 for (i = 0; i < fep->rx_ring_size; i++) {
14109a59
FL		 782
783 /* Initialize the BD for every fragment in the page. */
784 if (bdp->cbd_bufaddr)
785 bdp->cbd_sc = BD_ENET_RX_EMPTY;
786 else
787 bdp->cbd_sc = 0;
36e24e2e 788 bdp = fec_enet_get_nextdesc(bdp, fep);
14109a59
FL		 789 }
790
791 /* Set the last buffer to wrap */
36e24e2e 792 bdp = fec_enet_get_prevdesc(bdp, fep);
14109a59
FL		 793 bdp->cbd_sc |= BD_SC_WRAP;
794
795 fep->cur_rx = fep->rx_bd_base;
796
797 /* ...and the same for transmit */
798 bdp = fep->tx_bd_base;
799 fep->cur_tx = bdp;
36e24e2e 800 for (i = 0; i < fep->tx_ring_size; i++) {
14109a59
FL		 801
802 /* Initialize the BD for every fragment in the page. */
803 bdp->cbd_sc = 0;
804 if (bdp->cbd_bufaddr && fep->tx_skbuff[i]) {
805 dev_kfree_skb_any(fep->tx_skbuff[i]);
806 fep->tx_skbuff[i] = NULL;
807 }
808 bdp->cbd_bufaddr = 0;
36e24e2e 809 bdp = fec_enet_get_nextdesc(bdp, fep);
14109a59
FL		 810 }
811
812 /* Set the last buffer to wrap */
36e24e2e 813 bdp = fec_enet_get_prevdesc(bdp, fep);
14109a59
FL		 814 bdp->cbd_sc |= BD_SC_WRAP;
815 fep->dirty_tx = bdp;
816}
817
45993653
UKK		 818/* This function is called to start or restart the FEC during a link
819 * change. This only happens when switching between half and full
820 * duplex.
821 */
1da177e4 822static void
45993653 823fec_restart(struct net_device *ndev, int duplex)
1da177e4 824{
c556167f 825 struct fec_enet_private *fep = netdev_priv(ndev);
45993653
UKK		 826 const struct platform_device_id *id_entry =
827 platform_get_device_id(fep->pdev);
828 int i;
4c09eed9 829 u32 val;
cd1f402c
UKK		 830 u32 temp_mac[2];
831 u32 rcntl = OPT_FRAME_SIZE | 0x04;
230dec61 832 u32 ecntl = 0x2; /* ETHEREN */
1da177e4 833
54309fa6
FL		 834 if (netif_running(ndev)) {
835 netif_device_detach(ndev);
836 napi_disable(&fep->napi);
837 netif_stop_queue(ndev);
31691344 838 netif_tx_lock_bh(ndev);
54309fa6
FL		 839 }
840
45993653
UKK		 841 /* Whack a reset. We should wait for this. */
842 writel(1, fep->hwp + FEC_ECNTRL);
843 udelay(10);
1da177e4 844
45993653
UKK		 845 /*
846 * enet-mac reset will reset mac address registers too,
847 * so need to reconfigure it.
848 */
849 if (id_entry->driver_data & FEC_QUIRK_ENET_MAC) {
850 memcpy(&temp_mac, ndev->dev_addr, ETH_ALEN);
851 writel(cpu_to_be32(temp_mac[0]), fep->hwp + FEC_ADDR_LOW);
852 writel(cpu_to_be32(temp_mac[1]), fep->hwp + FEC_ADDR_HIGH);
853 }
1da177e4 854
45993653
UKK		 855 /* Clear any outstanding interrupt. */
856 writel(0xffc00000, fep->hwp + FEC_IEVENT);
1da177e4 857
45993653
UKK		 858 /* Set maximum receive buffer size. */
859 writel(PKT_MAXBLR_SIZE, fep->hwp + FEC_R_BUFF_SIZE);
1da177e4 860
14109a59
FL		 861 fec_enet_bd_init(ndev);
862
45993653
UKK		 863 /* Set receive and transmit descriptor base. */
864 writel(fep->bd_dma, fep->hwp + FEC_R_DES_START);
ff43da86
FL		 865 if (fep->bufdesc_ex)
866 writel((unsigned long)fep->bd_dma + sizeof(struct bufdesc_ex)
36e24e2e 867 * fep->rx_ring_size, fep->hwp + FEC_X_DES_START);
ff43da86
FL		 868 else
869 writel((unsigned long)fep->bd_dma + sizeof(struct bufdesc)
36e24e2e 870 * fep->rx_ring_size, fep->hwp + FEC_X_DES_START);
45993653 871
45993653 872
45993653
UKK		 873 for (i = 0; i <= TX_RING_MOD_MASK; i++) {
874 if (fep->tx_skbuff[i]) {
875 dev_kfree_skb_any(fep->tx_skbuff[i]);
876 fep->tx_skbuff[i] = NULL;
1da177e4 877 }
45993653 878 }
97b72e43 879
45993653
UKK		 880 /* Enable MII mode */
881 if (duplex) {
cd1f402c 882 /* FD enable */
45993653
UKK		 883 writel(0x04, fep->hwp + FEC_X_CNTRL);
884 } else {
cd1f402c
UKK		 885 /* No Rcv on Xmit */
886 rcntl |= 0x02;
45993653
UKK		 887 writel(0x0, fep->hwp + FEC_X_CNTRL);
888 }
cd1f402c 889
45993653
UKK		 890 fep->full_duplex = duplex;
891
892 /* Set MII speed */
893 writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED);
894
d1391930 895#if !defined(CONFIG_M5272)
4c09eed9
JB		 896 /* set RX checksum */
897 val = readl(fep->hwp + FEC_RACC);
898 if (fep->csum_flags & FLAG_RX_CSUM_ENABLED)
899 val |= FEC_RACC_OPTIONS;
900 else
901 val &= ~FEC_RACC_OPTIONS;
902 writel(val, fep->hwp + FEC_RACC);
d1391930 903#endif
4c09eed9 904
45993653
UKK		 905 /*
906 * The phy interface and speed need to get configured
907 * differently on enet-mac.
908 */
909 if (id_entry->driver_data & FEC_QUIRK_ENET_MAC) {
cd1f402c
UKK		 910 /* Enable flow control and length check */
911 rcntl |= 0x40000000 | 0x00000020;
45993653 912
230dec61
SG		 913 /* RGMII, RMII or MII */
914 if (fep->phy_interface == PHY_INTERFACE_MODE_RGMII)
915 rcntl |= (1 << 6);
916 else if (fep->phy_interface == PHY_INTERFACE_MODE_RMII)
cd1f402c 917 rcntl |= (1 << 8);
45993653 918 else
cd1f402c 919 rcntl &= ~(1 << 8);
45993653 920
230dec61
SG		 921 /* 1G, 100M or 10M */
922 if (fep->phy_dev) {
923 if (fep->phy_dev->speed == SPEED_1000)
924 ecntl |= (1 << 5);
925 else if (fep->phy_dev->speed == SPEED_100)
926 rcntl &= ~(1 << 9);
927 else
928 rcntl |= (1 << 9);
929 }
45993653
UKK		 930 } else {
931#ifdef FEC_MIIGSK_ENR
0ca1e290 932 if (id_entry->driver_data & FEC_QUIRK_USE_GASKET) {
8d82f219 933 u32 cfgr;
45993653
UKK		 934 /* disable the gasket and wait */
935 writel(0, fep->hwp + FEC_MIIGSK_ENR);
936 while (readl(fep->hwp + FEC_MIIGSK_ENR) & 4)
937 udelay(1);
938
939 /*
940 * configure the gasket:
941 * RMII, 50 MHz, no loopback, no echo
0ca1e290 942 * MII, 25 MHz, no loopback, no echo
45993653 943 */
8d82f219
EB		 944 cfgr = (fep->phy_interface == PHY_INTERFACE_MODE_RMII)
945 ? BM_MIIGSK_CFGR_RMII : BM_MIIGSK_CFGR_MII;
946 if (fep->phy_dev && fep->phy_dev->speed == SPEED_10)
947 cfgr |= BM_MIIGSK_CFGR_FRCONT_10M;
948 writel(cfgr, fep->hwp + FEC_MIIGSK_CFGR);
45993653
UKK		 949
950 /* re-enable the gasket */
951 writel(2, fep->hwp + FEC_MIIGSK_ENR);
97b72e43 952 }
45993653
UKK		 953#endif
954 }
baa70a5c 955
d1391930 956#if !defined(CONFIG_M5272)
baa70a5c
FL		 957 /* enable pause frame*/
958 if ((fep->pause_flag & FEC_PAUSE_FLAG_ENABLE) ||
959 ((fep->pause_flag & FEC_PAUSE_FLAG_AUTONEG) &&
960 fep->phy_dev && fep->phy_dev->pause)) {
961 rcntl |= FEC_ENET_FCE;
962
4c09eed9 963 /* set FIFO threshold parameter to reduce overrun */
baa70a5c
FL		 964 writel(FEC_ENET_RSEM_V, fep->hwp + FEC_R_FIFO_RSEM);
965 writel(FEC_ENET_RSFL_V, fep->hwp + FEC_R_FIFO_RSFL);
966 writel(FEC_ENET_RAEM_V, fep->hwp + FEC_R_FIFO_RAEM);
967 writel(FEC_ENET_RAFL_V, fep->hwp + FEC_R_FIFO_RAFL);
968
969 /* OPD */
970 writel(FEC_ENET_OPD_V, fep->hwp + FEC_OPD);
971 } else {
972 rcntl &= ~FEC_ENET_FCE;
973 }
d1391930 974#endif /* !defined(CONFIG_M5272) */
baa70a5c 975
cd1f402c 976 writel(rcntl, fep->hwp + FEC_R_CNTRL);
3b2b74ca 977
84fe6182
SW		 978 /* Setup multicast filter. */
979 set_multicast_list(ndev);
980#ifndef CONFIG_M5272
981 writel(0, fep->hwp + FEC_HASH_TABLE_HIGH);
982 writel(0, fep->hwp + FEC_HASH_TABLE_LOW);
983#endif
984
230dec61
SG		 985 if (id_entry->driver_data & FEC_QUIRK_ENET_MAC) {
986 /* enable ENET endian swap */
987 ecntl |= (1 << 8);
988 /* enable ENET store and forward mode */
989 writel(1 << 8, fep->hwp + FEC_X_WMRK);
990 }
991
ff43da86
FL		 992 if (fep->bufdesc_ex)
993 ecntl |= (1 << 4);
6605b730 994
38ae92dc 995#ifndef CONFIG_M5272
b9eef55c
JB		 996 /* Enable the MIB statistic event counters */
997 writel(0 << 31, fep->hwp + FEC_MIB_CTRLSTAT);
38ae92dc
CH		 998#endif
999
45993653 1000 /* And last, enable the transmit and receive processing */
230dec61 1001 writel(ecntl, fep->hwp + FEC_ECNTRL);
45993653
UKK		 1002 writel(0, fep->hwp + FEC_R_DES_ACTIVE);
1003
ff43da86
FL		 1004 if (fep->bufdesc_ex)
1005 fec_ptp_start_cyclecounter(ndev);
1006
45993653
UKK		 1007 /* Enable interrupts we wish to service */
1008 writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK);
54309fa6
FL		 1009
1010 if (netif_running(ndev)) {
31691344 1011 netif_tx_unlock_bh(ndev);
54309fa6 1012 netif_wake_queue(ndev);
1ed0d56c
FE		 1013 napi_enable(&fep->napi);
1014 netif_device_attach(ndev);
54309fa6 1015 }
45993653
UKK		 1016}
1017
1018static void
1019fec_stop(struct net_device *ndev)
1020{
1021 struct fec_enet_private *fep = netdev_priv(ndev);
230dec61
SG		 1022 const struct platform_device_id *id_entry =
1023 platform_get_device_id(fep->pdev);
42431dc2 1024 u32 rmii_mode = readl(fep->hwp + FEC_R_CNTRL) & (1 << 8);
45993653
UKK		 1025
1026 /* We cannot expect a graceful transmit stop without link !!! */
1027 if (fep->link) {
1028 writel(1, fep->hwp + FEC_X_CNTRL); /* Graceful transmit stop */
1029 udelay(10);
1030 if (!(readl(fep->hwp + FEC_IEVENT) & FEC_ENET_GRA))
31b7720c 1031 netdev_err(ndev, "Graceful transmit stop did not complete!\n");
45993653
UKK		 1032 }
1033
1034 /* Whack a reset. We should wait for this. */
1035 writel(1, fep->hwp + FEC_ECNTRL);
1036 udelay(10);
1037 writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED);
1038 writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK);
230dec61
SG		 1039
1040 /* We have to keep ENET enabled to have MII interrupt stay working */
42431dc2 1041 if (id_entry->driver_data & FEC_QUIRK_ENET_MAC) {
230dec61 1042 writel(2, fep->hwp + FEC_ECNTRL);
42431dc2
LW		 1043 writel(rmii_mode, fep->hwp + FEC_R_CNTRL);
1044 }
1da177e4
LT		 1045}
1046
1047
45993653
UKK		 1048static void
1049fec_timeout(struct net_device *ndev)
1050{
1051 struct fec_enet_private *fep = netdev_priv(ndev);
1052
1053 ndev->stats.tx_errors++;
1054
54309fa6
FL		 1055 fep->delay_work.timeout = true;
1056 schedule_delayed_work(&(fep->delay_work.delay_work), 0);
1057}
1058
1059static void fec_enet_work(struct work_struct *work)
1060{
1061 struct fec_enet_private *fep =
1062 container_of(work,
1063 struct fec_enet_private,
1064 delay_work.delay_work.work);
1065
1066 if (fep->delay_work.timeout) {
1067 fep->delay_work.timeout = false;
1068 fec_restart(fep->netdev, fep->full_duplex);
1069 netif_wake_queue(fep->netdev);
1070 }
03191656
FL		 1071
1072 if (fep->delay_work.trig_tx) {
1073 fep->delay_work.trig_tx = false;
1074 writel(0, fep->hwp + FEC_X_DES_ACTIVE);
1075 }
45993653
UKK		 1076}
1077
1da177e4 1078static void
c556167f 1079fec_enet_tx(struct net_device *ndev)
1da177e4
LT		 1080{
1081 struct fec_enet_private *fep;
2e28532f 1082 struct bufdesc *bdp;
0e702ab3 1083 unsigned short status;
1da177e4 1084 struct sk_buff *skb;
de5fb0a0 1085 int index = 0;
79f33912 1086 int entries_free;
1da177e4 1087
c556167f 1088 fep = netdev_priv(ndev);
1da177e4
LT		 1089 bdp = fep->dirty_tx;
1090
de5fb0a0 1091 /* get next bdp of dirty_tx */
36e24e2e 1092 bdp = fec_enet_get_nextdesc(bdp, fep);
de5fb0a0 1093
0e702ab3 1094 while (((status = bdp->cbd_sc) & BD_ENET_TX_READY) == 0) {
de5fb0a0
FL		 1095
1096 /* current queue is empty */
1097 if (bdp == fep->cur_tx)
f0b3fbea
SH		 1098 break;
1099
61a4427b 1100 index = fec_enet_get_bd_index(fep->tx_bd_base, bdp, fep);
de5fb0a0 1101
de5fb0a0 1102 skb = fep->tx_skbuff[index];
79f33912
NA		 1103 if (!IS_TSO_HEADER(fep, bdp->cbd_bufaddr))
1104 dma_unmap_single(&fep->pdev->dev, bdp->cbd_bufaddr,
1105 bdp->cbd_datlen, DMA_TO_DEVICE);
2488a54e 1106 bdp->cbd_bufaddr = 0;
6e909283
NA		 1107 if (!skb) {
1108 bdp = fec_enet_get_nextdesc(bdp, fep);
1109 continue;
1110 }
de5fb0a0 1111
1da177e4 1112 /* Check for errors. */
0e702ab3 1113 if (status & (BD_ENET_TX_HB | BD_ENET_TX_LC |
1da177e4
LT		 1114 BD_ENET_TX_RL | BD_ENET_TX_UN |
1115 BD_ENET_TX_CSL)) {
c556167f 1116 ndev->stats.tx_errors++;
0e702ab3 1117 if (status & BD_ENET_TX_HB) /* No heartbeat */
c556167f 1118 ndev->stats.tx_heartbeat_errors++;
0e702ab3 1119 if (status & BD_ENET_TX_LC) /* Late collision */
c556167f 1120 ndev->stats.tx_window_errors++;
0e702ab3 1121 if (status & BD_ENET_TX_RL) /* Retrans limit */
c556167f 1122 ndev->stats.tx_aborted_errors++;
0e702ab3 1123 if (status & BD_ENET_TX_UN) /* Underrun */
c556167f 1124 ndev->stats.tx_fifo_errors++;
0e702ab3 1125 if (status & BD_ENET_TX_CSL) /* Carrier lost */
c556167f 1126 ndev->stats.tx_carrier_errors++;
1da177e4 1127 } else {
c556167f 1128 ndev->stats.tx_packets++;
6e909283 1129 ndev->stats.tx_bytes += skb->len;
1da177e4
LT		 1130 }
1131
ff43da86
FL		 1132 if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_IN_PROGRESS) &&
1133 fep->bufdesc_ex) {
6605b730
FL		 1134 struct skb_shared_hwtstamps shhwtstamps;
1135 unsigned long flags;
ff43da86 1136 struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp;
6605b730
FL		 1137
1138 memset(&shhwtstamps, 0, sizeof(shhwtstamps));
1139 spin_lock_irqsave(&fep->tmreg_lock, flags);
1140 shhwtstamps.hwtstamp = ns_to_ktime(
ff43da86 1141 timecounter_cyc2time(&fep->tc, ebdp->ts));
6605b730
FL		 1142 spin_unlock_irqrestore(&fep->tmreg_lock, flags);
1143 skb_tstamp_tx(skb, &shhwtstamps);
1144 }
ff43da86 1145
0e702ab3 1146 if (status & BD_ENET_TX_READY)
31b7720c 1147 netdev_err(ndev, "HEY! Enet xmit interrupt and TX_READY\n");
22f6b860 1148
1da177e4
LT		 1149 /* Deferred means some collisions occurred during transmit,
1150 * but we eventually sent the packet OK.
1151 */
0e702ab3 1152 if (status & BD_ENET_TX_DEF)
c556167f 1153 ndev->stats.collisions++;
6aa20a22 1154
22f6b860 1155 /* Free the sk buffer associated with this last transmit */
1da177e4 1156 dev_kfree_skb_any(skb);
de5fb0a0
FL		 1157 fep->tx_skbuff[index] = NULL;
1158
1159 fep->dirty_tx = bdp;
6aa20a22 1160
22f6b860 1161 /* Update pointer to next buffer descriptor to be transmitted */
36e24e2e 1162 bdp = fec_enet_get_nextdesc(bdp, fep);
6aa20a22 1163
22f6b860 1164 /* Since we have freed up a buffer, the ring is no longer full
1da177e4 1165 */
79f33912
NA		 1166 if (netif_queue_stopped(ndev)) {
1167 entries_free = fec_enet_get_free_txdesc_num(fep);
1168 if (entries_free >= fep->tx_wake_threshold)
1169 netif_wake_queue(ndev);
1170 }
1da177e4 1171 }
de5fb0a0 1172 return;
1da177e4
LT		 1173}
1174
1da177e4
LT		 1175/* During a receive, the cur_rx points to the current incoming buffer.
1176 * When we update through the ring, if the next incoming buffer has
1177 * not been given to the system, we just set the empty indicator,
1178 * effectively tossing the packet.
1179 */
dc975382
FL		 1180static int
1181fec_enet_rx(struct net_device *ndev, int budget)
1da177e4 1182{
c556167f 1183 struct fec_enet_private *fep = netdev_priv(ndev);
b5680e0b
SG		 1184 const struct platform_device_id *id_entry =
1185 platform_get_device_id(fep->pdev);
2e28532f 1186 struct bufdesc *bdp;
0e702ab3 1187 unsigned short status;
1da177e4
LT		 1188 struct sk_buff *skb;
1189 ushort pkt_len;
1190 __u8 *data;
dc975382 1191 int pkt_received = 0;
cdffcf1b
JB		 1192 struct bufdesc_ex *ebdp = NULL;
1193 bool vlan_packet_rcvd = false;
1194 u16 vlan_tag;
d842a31f 1195 int index = 0;
6aa20a22 1196
0e702ab3
GU		 1197#ifdef CONFIG_M532x
1198 flush_cache_all();
6aa20a22 1199#endif
1da177e4 1200
1da177e4
LT		 1201 /* First, grab all of the stats for the incoming packet.
1202 * These get messed up if we get called due to a busy condition.
1203 */
1204 bdp = fep->cur_rx;
1205
22f6b860 1206 while (!((status = bdp->cbd_sc) & BD_ENET_RX_EMPTY)) {
1da177e4 1207
dc975382
FL		 1208 if (pkt_received >= budget)
1209 break;
1210 pkt_received++;
1211
22f6b860
SH		 1212 /* Since we have allocated space to hold a complete frame,
1213 * the last indicator should be set.
1214 */
1215 if ((status & BD_ENET_RX_LAST) == 0)
31b7720c 1216 netdev_err(ndev, "rcv is not +last\n");
1da177e4 1217
22f6b860
SH		 1218 if (!fep->opened)
1219 goto rx_processing_done;
1da177e4 1220
22f6b860
SH		 1221 /* Check for errors. */
1222 if (status & (BD_ENET_RX_LG | BD_ENET_RX_SH | BD_ENET_RX_NO |
1da177e4 1223 BD_ENET_RX_CR | BD_ENET_RX_OV)) {
c556167f 1224 ndev->stats.rx_errors++;
22f6b860
SH		 1225 if (status & (BD_ENET_RX_LG | BD_ENET_RX_SH)) {
1226 /* Frame too long or too short. */
c556167f 1227 ndev->stats.rx_length_errors++;
22f6b860
SH		 1228 }
1229 if (status & BD_ENET_RX_NO) /* Frame alignment */
c556167f 1230 ndev->stats.rx_frame_errors++;
22f6b860 1231 if (status & BD_ENET_RX_CR) /* CRC Error */
c556167f 1232 ndev->stats.rx_crc_errors++;
22f6b860 1233 if (status & BD_ENET_RX_OV) /* FIFO overrun */
c556167f 1234 ndev->stats.rx_fifo_errors++;
1da177e4 1235 }
1da177e4 1236
22f6b860
SH		 1237 /* Report late collisions as a frame error.
1238 * On this error, the BD is closed, but we don't know what we
1239 * have in the buffer. So, just drop this frame on the floor.
1240 */
1241 if (status & BD_ENET_RX_CL) {
c556167f
UKK		 1242 ndev->stats.rx_errors++;
1243 ndev->stats.rx_frame_errors++;
22f6b860
SH		 1244 goto rx_processing_done;
1245 }
1da177e4 1246
22f6b860 1247 /* Process the incoming frame. */
c556167f 1248 ndev->stats.rx_packets++;
22f6b860 1249 pkt_len = bdp->cbd_datlen;
c556167f 1250 ndev->stats.rx_bytes += pkt_len;
1da177e4 1251
61a4427b 1252 index = fec_enet_get_bd_index(fep->rx_bd_base, bdp, fep);
d842a31f
DFB		 1253 data = fep->rx_skbuff[index]->data;
1254 dma_sync_single_for_cpu(&fep->pdev->dev, bdp->cbd_bufaddr,
1255 FEC_ENET_RX_FRSIZE, DMA_FROM_DEVICE);
ccdc4f19 1256
b5680e0b
SG		 1257 if (id_entry->driver_data & FEC_QUIRK_SWAP_FRAME)
1258 swap_buffer(data, pkt_len);
1259
cdffcf1b
JB		 1260 /* Extract the enhanced buffer descriptor */
1261 ebdp = NULL;
1262 if (fep->bufdesc_ex)
1263 ebdp = (struct bufdesc_ex *)bdp;
1264
1265 /* If this is a VLAN packet remove the VLAN Tag */
1266 vlan_packet_rcvd = false;
1267 if ((ndev->features & NETIF_F_HW_VLAN_CTAG_RX) &&
1268 fep->bufdesc_ex && (ebdp->cbd_esc & BD_ENET_RX_VLAN)) {
1269 /* Push and remove the vlan tag */
1270 struct vlan_hdr *vlan_header =
1271 (struct vlan_hdr *) (data + ETH_HLEN);
1272 vlan_tag = ntohs(vlan_header->h_vlan_TCI);
1273 pkt_len -= VLAN_HLEN;
1274
1275 vlan_packet_rcvd = true;
1276 }
1277
22f6b860
SH		 1278 /* This does 16 byte alignment, exactly what we need.
1279 * The packet length includes FCS, but we don't want to
1280 * include that when passing upstream as it messes up
1281 * bridging applications.
1282 */
b72061a3 1283 skb = netdev_alloc_skb(ndev, pkt_len - 4 + NET_IP_ALIGN);
1da177e4 1284
8549889c 1285 if (unlikely(!skb)) {
c556167f 1286 ndev->stats.rx_dropped++;
22f6b860 1287 } else {
cdffcf1b 1288 int payload_offset = (2 * ETH_ALEN);
8549889c 1289 skb_reserve(skb, NET_IP_ALIGN);
22f6b860 1290 skb_put(skb, pkt_len - 4); /* Make room */
cdffcf1b
JB		 1291
1292 /* Extract the frame data without the VLAN header. */
1293 skb_copy_to_linear_data(skb, data, (2 * ETH_ALEN));
1294 if (vlan_packet_rcvd)
1295 payload_offset = (2 * ETH_ALEN) + VLAN_HLEN;
1296 skb_copy_to_linear_data_offset(skb, (2 * ETH_ALEN),
1297 data + payload_offset,
1298 pkt_len - 4 - (2 * ETH_ALEN));
1299
c556167f 1300 skb->protocol = eth_type_trans(skb, ndev);
ff43da86 1301
6605b730 1302 /* Get receive timestamp from the skb */
ff43da86 1303 if (fep->hwts_rx_en && fep->bufdesc_ex) {
6605b730
FL		 1304 struct skb_shared_hwtstamps *shhwtstamps =
1305 skb_hwtstamps(skb);
1306 unsigned long flags;
1307
1308 memset(shhwtstamps, 0, sizeof(*shhwtstamps));
1309
1310 spin_lock_irqsave(&fep->tmreg_lock, flags);
1311 shhwtstamps->hwtstamp = ns_to_ktime(
ff43da86 1312 timecounter_cyc2time(&fep->tc, ebdp->ts));
6605b730
FL		 1313 spin_unlock_irqrestore(&fep->tmreg_lock, flags);
1314 }
ff43da86 1315
4c09eed9 1316 if (fep->bufdesc_ex &&
cdffcf1b 1317 (fep->csum_flags & FLAG_RX_CSUM_ENABLED)) {
4c09eed9
JB		 1318 if (!(ebdp->cbd_esc & FLAG_RX_CSUM_ERROR)) {
1319 /* don't check it */
1320 skb->ip_summed = CHECKSUM_UNNECESSARY;
1321 } else {
1322 skb_checksum_none_assert(skb);
1323 }
1324 }
1325
cdffcf1b
JB		 1326 /* Handle received VLAN packets */
1327 if (vlan_packet_rcvd)
1328 __vlan_hwaccel_put_tag(skb,
1329 htons(ETH_P_8021Q),
1330 vlan_tag);
1331
0affdf34 1332 napi_gro_receive(&fep->napi, skb);
22f6b860 1333 }
f0b3fbea 1334
d842a31f
DFB		 1335 dma_sync_single_for_device(&fep->pdev->dev, bdp->cbd_bufaddr,
1336 FEC_ENET_RX_FRSIZE, DMA_FROM_DEVICE);
22f6b860
SH		 1337rx_processing_done:
1338 /* Clear the status flags for this buffer */
1339 status &= ~BD_ENET_RX_STATS;
1da177e4 1340
22f6b860
SH		 1341 /* Mark the buffer empty */
1342 status |= BD_ENET_RX_EMPTY;
1343 bdp->cbd_sc = status;
6aa20a22 1344
ff43da86
FL		 1345 if (fep->bufdesc_ex) {
1346 struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp;
1347
1348 ebdp->cbd_esc = BD_ENET_RX_INT;
1349 ebdp->cbd_prot = 0;
1350 ebdp->cbd_bdu = 0;
1351 }
6605b730 1352
22f6b860 1353 /* Update BD pointer to next entry */
36e24e2e
DFB		 1354 bdp = fec_enet_get_nextdesc(bdp, fep);
1355
22f6b860
SH		 1356 /* Doing this here will keep the FEC running while we process
1357 * incoming frames. On a heavily loaded network, we should be
1358 * able to keep up at the expense of system resources.
1359 */
1360 writel(0, fep->hwp + FEC_R_DES_ACTIVE);
1361 }
2e28532f 1362 fep->cur_rx = bdp;
1da177e4 1363
dc975382 1364 return pkt_received;
1da177e4
LT		 1365}
1366
45993653
UKK		 1367static irqreturn_t
1368fec_enet_interrupt(int irq, void *dev_id)
1369{
1370 struct net_device *ndev = dev_id;
1371 struct fec_enet_private *fep = netdev_priv(ndev);
7a16807c 1372 const unsigned napi_mask = FEC_ENET_RXF | FEC_ENET_TXF;
45993653
UKK		 1373 uint int_events;
1374 irqreturn_t ret = IRQ_NONE;
1375
7a16807c
RK		 1376 int_events = readl(fep->hwp + FEC_IEVENT);
1377 writel(int_events & ~napi_mask, fep->hwp + FEC_IEVENT);
45993653 1378
7a16807c
RK		 1379 if (int_events & napi_mask) {
1380 ret = IRQ_HANDLED;
dc975382 1381
7a16807c
RK		 1382 /* Disable the NAPI interrupts */
1383 writel(FEC_ENET_MII, fep->hwp + FEC_IMASK);
1384 napi_schedule(&fep->napi);
1385 }
45993653 1386
7a16807c
RK		 1387 if (int_events & FEC_ENET_MII) {
1388 ret = IRQ_HANDLED;
1389 complete(&fep->mdio_done);
1390 }
45993653
UKK		 1391
1392 return ret;
1393}
1394
dc975382
FL		 1395static int fec_enet_rx_napi(struct napi_struct *napi, int budget)
1396{
1397 struct net_device *ndev = napi->dev;
dc975382 1398 struct fec_enet_private *fep = netdev_priv(ndev);
7a16807c
RK		 1399 int pkts;
1400
1401 /*
1402 * Clear any pending transmit or receive interrupts before
1403 * processing the rings to avoid racing with the hardware.
1404 */
1405 writel(FEC_ENET_RXF | FEC_ENET_TXF, fep->hwp + FEC_IEVENT);
1406
1407 pkts = fec_enet_rx(ndev, budget);
45993653 1408
de5fb0a0
FL		 1409 fec_enet_tx(ndev);
1410
dc975382
FL		 1411 if (pkts < budget) {
1412 napi_complete(napi);
1413 writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK);
1414 }
1415 return pkts;
1416}
45993653 1417
e6b043d5 1418/* ------------------------------------------------------------------------- */
0c7768a0 1419static void fec_get_mac(struct net_device *ndev)
1da177e4 1420{
c556167f 1421 struct fec_enet_private *fep = netdev_priv(ndev);
94660ba0 1422 struct fec_platform_data *pdata = dev_get_platdata(&fep->pdev->dev);
e6b043d5 1423 unsigned char *iap, tmpaddr[ETH_ALEN];
1da177e4 1424
49da97dc
SG		 1425 /*
1426 * try to get mac address in following order:
1427 *
1428 * 1) module parameter via kernel command line in form
1429 * fec.macaddr=0x00,0x04,0x9f,0x01,0x30,0xe0
1430 */
1431 iap = macaddr;
1432
ca2cc333
SG		 1433 /*
1434 * 2) from device tree data
1435 */
1436 if (!is_valid_ether_addr(iap)) {
1437 struct device_node *np = fep->pdev->dev.of_node;
1438 if (np) {
1439 const char *mac = of_get_mac_address(np);
1440 if (mac)
1441 iap = (unsigned char *) mac;
1442 }
1443 }
ca2cc333 1444
49da97dc 1445 /*
ca2cc333 1446 * 3) from flash or fuse (via platform data)
49da97dc
SG		 1447 */
1448 if (!is_valid_ether_addr(iap)) {
1449#ifdef CONFIG_M5272
1450 if (FEC_FLASHMAC)
1451 iap = (unsigned char *)FEC_FLASHMAC;
1452#else
1453 if (pdata)
589efdc7 1454 iap = (unsigned char *)&pdata->mac;
49da97dc
SG		 1455#endif
1456 }
1457
1458 /*
ca2cc333 1459 * 4) FEC mac registers set by bootloader
49da97dc
SG		 1460 */
1461 if (!is_valid_ether_addr(iap)) {
7d7628f3
DC		 1462 *((__be32 *) &tmpaddr[0]) =
1463 cpu_to_be32(readl(fep->hwp + FEC_ADDR_LOW));
1464 *((__be16 *) &tmpaddr[4]) =
1465 cpu_to_be16(readl(fep->hwp + FEC_ADDR_HIGH) >> 16);
e6b043d5 1466 iap = &tmpaddr[0];
1da177e4
LT		 1467 }
1468
ff5b2fab
LS		 1469 /*
1470 * 5) random mac address
1471 */
1472 if (!is_valid_ether_addr(iap)) {
1473 /* Report it and use a random ethernet address instead */
1474 netdev_err(ndev, "Invalid MAC address: %pM\n", iap);
1475 eth_hw_addr_random(ndev);
1476 netdev_info(ndev, "Using random MAC address: %pM\n",
1477 ndev->dev_addr);
1478 return;
1479 }
1480
c556167f 1481 memcpy(ndev->dev_addr, iap, ETH_ALEN);
1da177e4 1482
49da97dc
SG		 1483 /* Adjust MAC if using macaddr */
1484 if (iap == macaddr)
43af940c 1485 ndev->dev_addr[ETH_ALEN-1] = macaddr[ETH_ALEN-1] + fep->dev_id;
1da177e4
LT		 1486}
1487
e6b043d5 1488/* ------------------------------------------------------------------------- */
1da177e4 1489
e6b043d5
BW		 1490/*
1491 * Phy section
1492 */
c556167f 1493static void fec_enet_adjust_link(struct net_device *ndev)
1da177e4 1494{
c556167f 1495 struct fec_enet_private *fep = netdev_priv(ndev);
e6b043d5 1496 struct phy_device *phy_dev = fep->phy_dev;
e6b043d5 1497 int status_change = 0;
1da177e4 1498
e6b043d5
BW		 1499 /* Prevent a state halted on mii error */
1500 if (fep->mii_timeout && phy_dev->state == PHY_HALTED) {
1501 phy_dev->state = PHY_RESUMING;
54309fa6 1502 return;
e6b043d5 1503 }
1da177e4 1504
e6b043d5 1505 if (phy_dev->link) {
d97e7497 1506 if (!fep->link) {
6ea0722f 1507 fep->link = phy_dev->link;
e6b043d5
BW		 1508 status_change = 1;
1509 }
1da177e4 1510
d97e7497
LS		 1511 if (fep->full_duplex != phy_dev->duplex)
1512 status_change = 1;
1513
1514 if (phy_dev->speed != fep->speed) {
1515 fep->speed = phy_dev->speed;
1516 status_change = 1;
1517 }
1518
1519 /* if any of the above changed restart the FEC */
1520 if (status_change)
c556167f 1521 fec_restart(ndev, phy_dev->duplex);
d97e7497
LS		 1522 } else {
1523 if (fep->link) {
c556167f 1524 fec_stop(ndev);
8d7ed0f0 1525 fep->link = phy_dev->link;
d97e7497
LS		 1526 status_change = 1;
1527 }
1da177e4 1528 }
6aa20a22 1529
e6b043d5
BW		 1530 if (status_change)
1531 phy_print_status(phy_dev);
1532}
1da177e4 1533
e6b043d5 1534static int fec_enet_mdio_read(struct mii_bus *bus, int mii_id, int regnum)
1da177e4 1535{
e6b043d5 1536 struct fec_enet_private *fep = bus->priv;
97b72e43 1537 unsigned long time_left;
1da177e4 1538
e6b043d5 1539 fep->mii_timeout = 0;
97b72e43 1540 init_completion(&fep->mdio_done);
e6b043d5
BW		 1541
1542 /* start a read op */
1543 writel(FEC_MMFR_ST | FEC_MMFR_OP_READ |
1544 FEC_MMFR_PA(mii_id) | FEC_MMFR_RA(regnum) |
1545 FEC_MMFR_TA, fep->hwp + FEC_MII_DATA);
1546
1547 /* wait for end of transfer */
97b72e43
BS		 1548 time_left = wait_for_completion_timeout(&fep->mdio_done,
1549 usecs_to_jiffies(FEC_MII_TIMEOUT));
1550 if (time_left == 0) {
1551 fep->mii_timeout = 1;
31b7720c 1552 netdev_err(fep->netdev, "MDIO read timeout\n");
97b72e43 1553 return -ETIMEDOUT;
1da177e4 1554 }
1da177e4 1555
e6b043d5
BW		 1556 /* return value */
1557 return FEC_MMFR_DATA(readl(fep->hwp + FEC_MII_DATA));
7dd6a2aa 1558}
6aa20a22 1559
e6b043d5
BW		 1560static int fec_enet_mdio_write(struct mii_bus *bus, int mii_id, int regnum,
1561 u16 value)
1da177e4 1562{
e6b043d5 1563 struct fec_enet_private *fep = bus->priv;
97b72e43 1564 unsigned long time_left;
1da177e4 1565
e6b043d5 1566 fep->mii_timeout = 0;
97b72e43 1567 init_completion(&fep->mdio_done);
1da177e4 1568
862f0982
SG		 1569 /* start a write op */
1570 writel(FEC_MMFR_ST | FEC_MMFR_OP_WRITE |
e6b043d5
BW		 1571 FEC_MMFR_PA(mii_id) | FEC_MMFR_RA(regnum) |
1572 FEC_MMFR_TA | FEC_MMFR_DATA(value),
1573 fep->hwp + FEC_MII_DATA);
1574
1575 /* wait for end of transfer */
97b72e43
BS		 1576 time_left = wait_for_completion_timeout(&fep->mdio_done,
1577 usecs_to_jiffies(FEC_MII_TIMEOUT));
1578 if (time_left == 0) {
1579 fep->mii_timeout = 1;
31b7720c 1580 netdev_err(fep->netdev, "MDIO write timeout\n");
97b72e43 1581 return -ETIMEDOUT;
e6b043d5 1582 }
1da177e4 1583
e6b043d5
BW		 1584 return 0;
1585}
1da177e4 1586
e8fcfcd5
NA		 1587static int fec_enet_clk_enable(struct net_device *ndev, bool enable)
1588{
1589 struct fec_enet_private *fep = netdev_priv(ndev);
1590 int ret;
1591
1592 if (enable) {
1593 ret = clk_prepare_enable(fep->clk_ahb);
1594 if (ret)
1595 return ret;
1596 ret = clk_prepare_enable(fep->clk_ipg);
1597 if (ret)
1598 goto failed_clk_ipg;
1599 if (fep->clk_enet_out) {
1600 ret = clk_prepare_enable(fep->clk_enet_out);
1601 if (ret)
1602 goto failed_clk_enet_out;
1603 }
1604 if (fep->clk_ptp) {
1605 ret = clk_prepare_enable(fep->clk_ptp);
1606 if (ret)
1607 goto failed_clk_ptp;
1608 }
1609 } else {
1610 clk_disable_unprepare(fep->clk_ahb);
1611 clk_disable_unprepare(fep->clk_ipg);
1612 if (fep->clk_enet_out)
1613 clk_disable_unprepare(fep->clk_enet_out);
1614 if (fep->clk_ptp)
1615 clk_disable_unprepare(fep->clk_ptp);
1616 }
1617
1618 return 0;
1619failed_clk_ptp:
1620 if (fep->clk_enet_out)
1621 clk_disable_unprepare(fep->clk_enet_out);
1622failed_clk_enet_out:
1623 clk_disable_unprepare(fep->clk_ipg);
1624failed_clk_ipg:
1625 clk_disable_unprepare(fep->clk_ahb);
1626
1627 return ret;
1628}
1629
c556167f 1630static int fec_enet_mii_probe(struct net_device *ndev)
562d2f8c 1631{
c556167f 1632 struct fec_enet_private *fep = netdev_priv(ndev);
230dec61
SG		 1633 const struct platform_device_id *id_entry =
1634 platform_get_device_id(fep->pdev);
e6b043d5 1635 struct phy_device *phy_dev = NULL;
6fcc040f
GU		 1636 char mdio_bus_id[MII_BUS_ID_SIZE];
1637 char phy_name[MII_BUS_ID_SIZE + 3];
1638 int phy_id;
43af940c 1639 int dev_id = fep->dev_id;
562d2f8c 1640
418bd0d4
BW		 1641 fep->phy_dev = NULL;
1642
6fcc040f
GU		 1643 /* check for attached phy */
1644 for (phy_id = 0; (phy_id < PHY_MAX_ADDR); phy_id++) {
1645 if ((fep->mii_bus->phy_mask & (1 << phy_id)))
1646 continue;
1647 if (fep->mii_bus->phy_map[phy_id] == NULL)
1648 continue;
1649 if (fep->mii_bus->phy_map[phy_id]->phy_id == 0)
1650 continue;
b5680e0b
SG		 1651 if (dev_id--)
1652 continue;
6fcc040f
GU		 1653 strncpy(mdio_bus_id, fep->mii_bus->id, MII_BUS_ID_SIZE);
1654 break;
e6b043d5 1655 }
1da177e4 1656
6fcc040f 1657 if (phy_id >= PHY_MAX_ADDR) {
31b7720c 1658 netdev_info(ndev, "no PHY, assuming direct connection to switch\n");
ea51ade9 1659 strncpy(mdio_bus_id, "fixed-0", MII_BUS_ID_SIZE);
6fcc040f
GU		 1660 phy_id = 0;
1661 }
1662
a7ed07d5 1663 snprintf(phy_name, sizeof(phy_name), PHY_ID_FMT, mdio_bus_id, phy_id);
f9a8f83b 1664 phy_dev = phy_connect(ndev, phy_name, &fec_enet_adjust_link,
230dec61 1665 fep->phy_interface);
6fcc040f 1666 if (IS_ERR(phy_dev)) {
31b7720c 1667 netdev_err(ndev, "could not attach to PHY\n");
6fcc040f 1668 return PTR_ERR(phy_dev);
e6b043d5 1669 }
1da177e4 1670
e6b043d5 1671 /* mask with MAC supported features */
baa70a5c 1672 if (id_entry->driver_data & FEC_QUIRK_HAS_GBIT) {
230dec61 1673 phy_dev->supported &= PHY_GBIT_FEATURES;
b44592ff 1674 phy_dev->supported &= ~SUPPORTED_1000baseT_Half;
d1391930 1675#if !defined(CONFIG_M5272)
baa70a5c 1676 phy_dev->supported |= SUPPORTED_Pause;
d1391930 1677#endif
baa70a5c 1678 }
230dec61
SG		 1679 else
1680 phy_dev->supported &= PHY_BASIC_FEATURES;
1681
e6b043d5 1682 phy_dev->advertising = phy_dev->supported;
1da177e4 1683
e6b043d5
BW		 1684 fep->phy_dev = phy_dev;
1685 fep->link = 0;
1686 fep->full_duplex = 0;
1da177e4 1687
31b7720c
JP		 1688 netdev_info(ndev, "Freescale FEC PHY driver [%s] (mii_bus:phy_addr=%s, irq=%d)\n",
1689 fep->phy_dev->drv->name, dev_name(&fep->phy_dev->dev),
1690 fep->phy_dev->irq);
418bd0d4 1691
e6b043d5 1692 return 0;
1da177e4
LT		 1693}
1694
e6b043d5 1695static int fec_enet_mii_init(struct platform_device *pdev)
562d2f8c 1696{
b5680e0b 1697 static struct mii_bus *fec0_mii_bus;
c556167f
UKK		 1698 struct net_device *ndev = platform_get_drvdata(pdev);
1699 struct fec_enet_private *fep = netdev_priv(ndev);
b5680e0b
SG		 1700 const struct platform_device_id *id_entry =
1701 platform_get_device_id(fep->pdev);
e6b043d5 1702 int err = -ENXIO, i;
6b265293 1703
b5680e0b
SG		 1704 /*
1705 * The dual fec interfaces are not equivalent with enet-mac.
1706 * Here are the differences:
1707 *
1708 * - fec0 supports MII & RMII modes while fec1 only supports RMII
1709 * - fec0 acts as the 1588 time master while fec1 is slave
1710 * - external phys can only be configured by fec0
1711 *
1712 * That is to say fec1 can not work independently. It only works
1713 * when fec0 is working. The reason behind this design is that the
1714 * second interface is added primarily for Switch mode.
1715 *
1716 * Because of the last point above, both phys are attached on fec0
1717 * mdio interface in board design, and need to be configured by
1718 * fec0 mii_bus.
1719 */
43af940c 1720 if ((id_entry->driver_data & FEC_QUIRK_ENET_MAC) && fep->dev_id > 0) {
b5680e0b 1721 /* fec1 uses fec0 mii_bus */
e163cc97
LW		 1722 if (mii_cnt && fec0_mii_bus) {
1723 fep->mii_bus = fec0_mii_bus;
1724 mii_cnt++;
1725 return 0;
1726 }
1727 return -ENOENT;
b5680e0b
SG		 1728 }
1729
e6b043d5 1730 fep->mii_timeout = 0;
1da177e4 1731
e6b043d5
BW		 1732 /*
1733 * Set MII speed to 2.5 MHz (= clk_get_rate() / 2 * phy_speed)
230dec61
SG		 1734 *
1735 * The formula for FEC MDC is 'ref_freq / (MII_SPEED x 2)' while
1736 * for ENET-MAC is 'ref_freq / ((MII_SPEED + 1) x 2)'. The i.MX28
1737 * Reference Manual has an error on this, and gets fixed on i.MX6Q
1738 * document.
e6b043d5 1739 */
98a6eeb8 1740 fep->phy_speed = DIV_ROUND_UP(clk_get_rate(fep->clk_ipg), 5000000);
230dec61
SG		 1741 if (id_entry->driver_data & FEC_QUIRK_ENET_MAC)
1742 fep->phy_speed--;
1743 fep->phy_speed <<= 1;
e6b043d5 1744 writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED);
1da177e4 1745
e6b043d5
BW		 1746 fep->mii_bus = mdiobus_alloc();
1747 if (fep->mii_bus == NULL) {
1748 err = -ENOMEM;
1749 goto err_out;
1da177e4
LT		 1750 }
1751
e6b043d5
BW		 1752 fep->mii_bus->name = "fec_enet_mii_bus";
1753 fep->mii_bus->read = fec_enet_mdio_read;
1754 fep->mii_bus->write = fec_enet_mdio_write;
391420f7
FF		 1755 snprintf(fep->mii_bus->id, MII_BUS_ID_SIZE, "%s-%x",
1756 pdev->name, fep->dev_id + 1);
e6b043d5
BW		 1757 fep->mii_bus->priv = fep;
1758 fep->mii_bus->parent = &pdev->dev;
1759
1760 fep->mii_bus->irq = kmalloc(sizeof(int) * PHY_MAX_ADDR, GFP_KERNEL);
1761 if (!fep->mii_bus->irq) {
1762 err = -ENOMEM;
1763 goto err_out_free_mdiobus;
1da177e4
LT		 1764 }
1765
e6b043d5
BW		 1766 for (i = 0; i < PHY_MAX_ADDR; i++)
1767 fep->mii_bus->irq[i] = PHY_POLL;
1da177e4 1768
e6b043d5
BW		 1769 if (mdiobus_register(fep->mii_bus))
1770 goto err_out_free_mdio_irq;
1da177e4 1771
e163cc97
LW		 1772 mii_cnt++;
1773
b5680e0b
SG		 1774 /* save fec0 mii_bus */
1775 if (id_entry->driver_data & FEC_QUIRK_ENET_MAC)
1776 fec0_mii_bus = fep->mii_bus;
1777
e6b043d5 1778 return 0;
1da177e4 1779
e6b043d5
BW		 1780err_out_free_mdio_irq:
1781 kfree(fep->mii_bus->irq);
1782err_out_free_mdiobus:
1783 mdiobus_free(fep->mii_bus);
1784err_out:
1785 return err;
1da177e4
LT		 1786}
1787
e6b043d5 1788static void fec_enet_mii_remove(struct fec_enet_private *fep)
1da177e4 1789{
e163cc97
LW		 1790 if (--mii_cnt == 0) {
1791 mdiobus_unregister(fep->mii_bus);
1792 kfree(fep->mii_bus->irq);
1793 mdiobus_free(fep->mii_bus);
1794 }
1da177e4
LT		 1795}
1796
c556167f 1797static int fec_enet_get_settings(struct net_device *ndev,
e6b043d5 1798 struct ethtool_cmd *cmd)
1da177e4 1799{
c556167f 1800 struct fec_enet_private *fep = netdev_priv(ndev);
e6b043d5 1801 struct phy_device *phydev = fep->phy_dev;
1da177e4 1802
e6b043d5
BW		 1803 if (!phydev)
1804 return -ENODEV;
1da177e4 1805
e6b043d5 1806 return phy_ethtool_gset(phydev, cmd);
1da177e4
LT		 1807}
1808
c556167f 1809static int fec_enet_set_settings(struct net_device *ndev,
e6b043d5 1810 struct ethtool_cmd *cmd)
1da177e4 1811{
c556167f 1812 struct fec_enet_private *fep = netdev_priv(ndev);
e6b043d5 1813 struct phy_device *phydev = fep->phy_dev;
1da177e4 1814
e6b043d5
BW		 1815 if (!phydev)
1816 return -ENODEV;
1da177e4 1817
e6b043d5 1818 return phy_ethtool_sset(phydev, cmd);
1da177e4
LT		 1819}
1820
c556167f 1821static void fec_enet_get_drvinfo(struct net_device *ndev,
e6b043d5 1822 struct ethtool_drvinfo *info)
1da177e4 1823{
c556167f 1824 struct fec_enet_private *fep = netdev_priv(ndev);
6aa20a22 1825
7826d43f
JP		 1826 strlcpy(info->driver, fep->pdev->dev.driver->name,
1827 sizeof(info->driver));
1828 strlcpy(info->version, "Revision: 1.0", sizeof(info->version));
1829 strlcpy(info->bus_info, dev_name(&ndev->dev), sizeof(info->bus_info));
1da177e4
LT		 1830}
1831
5ebae489
FL		 1832static int fec_enet_get_ts_info(struct net_device *ndev,
1833 struct ethtool_ts_info *info)
1834{
1835 struct fec_enet_private *fep = netdev_priv(ndev);
1836
1837 if (fep->bufdesc_ex) {
1838
1839 info->so_timestamping = SOF_TIMESTAMPING_TX_SOFTWARE |
1840 SOF_TIMESTAMPING_RX_SOFTWARE |
1841 SOF_TIMESTAMPING_SOFTWARE |
1842 SOF_TIMESTAMPING_TX_HARDWARE |
1843 SOF_TIMESTAMPING_RX_HARDWARE |
1844 SOF_TIMESTAMPING_RAW_HARDWARE;
1845 if (fep->ptp_clock)
1846 info->phc_index = ptp_clock_index(fep->ptp_clock);
1847 else
1848 info->phc_index = -1;
1849
1850 info->tx_types = (1 << HWTSTAMP_TX_OFF) |
1851 (1 << HWTSTAMP_TX_ON);
1852
1853 info->rx_filters = (1 << HWTSTAMP_FILTER_NONE) |
1854 (1 << HWTSTAMP_FILTER_ALL);
1855 return 0;
1856 } else {
1857 return ethtool_op_get_ts_info(ndev, info);
1858 }
1859}
1860
d1391930
GR		 1861#if !defined(CONFIG_M5272)
1862
baa70a5c
FL		 1863static void fec_enet_get_pauseparam(struct net_device *ndev,
1864 struct ethtool_pauseparam *pause)
1865{
1866 struct fec_enet_private *fep = netdev_priv(ndev);
1867
1868 pause->autoneg = (fep->pause_flag & FEC_PAUSE_FLAG_AUTONEG) != 0;
1869 pause->tx_pause = (fep->pause_flag & FEC_PAUSE_FLAG_ENABLE) != 0;
1870 pause->rx_pause = pause->tx_pause;
1871}
1872
1873static int fec_enet_set_pauseparam(struct net_device *ndev,
1874 struct ethtool_pauseparam *pause)
1875{
1876 struct fec_enet_private *fep = netdev_priv(ndev);
1877
1878 if (pause->tx_pause != pause->rx_pause) {
1879 netdev_info(ndev,
1880 "hardware only support enable/disable both tx and rx");
1881 return -EINVAL;
1882 }
1883
1884 fep->pause_flag = 0;
1885
1886 /* tx pause must be same as rx pause */
1887 fep->pause_flag |= pause->rx_pause ? FEC_PAUSE_FLAG_ENABLE : 0;
1888 fep->pause_flag |= pause->autoneg ? FEC_PAUSE_FLAG_AUTONEG : 0;
1889
1890 if (pause->rx_pause || pause->autoneg) {
1891 fep->phy_dev->supported |= ADVERTISED_Pause;
1892 fep->phy_dev->advertising |= ADVERTISED_Pause;
1893 } else {
1894 fep->phy_dev->supported &= ~ADVERTISED_Pause;
1895 fep->phy_dev->advertising &= ~ADVERTISED_Pause;
1896 }
1897
1898 if (pause->autoneg) {
1899 if (netif_running(ndev))
1900 fec_stop(ndev);
1901 phy_start_aneg(fep->phy_dev);
1902 }
1903 if (netif_running(ndev))
9671a42e 1904 fec_restart(ndev, fep->full_duplex);
baa70a5c
FL		 1905
1906 return 0;
1907}
1908
38ae92dc
CH		 1909static const struct fec_stat {
1910 char name[ETH_GSTRING_LEN];
1911 u16 offset;
1912} fec_stats[] = {
1913 /* RMON TX */
1914 { "tx_dropped", RMON_T_DROP },
1915 { "tx_packets", RMON_T_PACKETS },
1916 { "tx_broadcast", RMON_T_BC_PKT },
1917 { "tx_multicast", RMON_T_MC_PKT },
1918 { "tx_crc_errors", RMON_T_CRC_ALIGN },
1919 { "tx_undersize", RMON_T_UNDERSIZE },
1920 { "tx_oversize", RMON_T_OVERSIZE },
1921 { "tx_fragment", RMON_T_FRAG },
1922 { "tx_jabber", RMON_T_JAB },
1923 { "tx_collision", RMON_T_COL },
1924 { "tx_64byte", RMON_T_P64 },
1925 { "tx_65to127byte", RMON_T_P65TO127 },
1926 { "tx_128to255byte", RMON_T_P128TO255 },
1927 { "tx_256to511byte", RMON_T_P256TO511 },
1928 { "tx_512to1023byte", RMON_T_P512TO1023 },
1929 { "tx_1024to2047byte", RMON_T_P1024TO2047 },
1930 { "tx_GTE2048byte", RMON_T_P_GTE2048 },
1931 { "tx_octets", RMON_T_OCTETS },
1932
1933 /* IEEE TX */
1934 { "IEEE_tx_drop", IEEE_T_DROP },
1935 { "IEEE_tx_frame_ok", IEEE_T_FRAME_OK },
1936 { "IEEE_tx_1col", IEEE_T_1COL },
1937 { "IEEE_tx_mcol", IEEE_T_MCOL },
1938 { "IEEE_tx_def", IEEE_T_DEF },
1939 { "IEEE_tx_lcol", IEEE_T_LCOL },
1940 { "IEEE_tx_excol", IEEE_T_EXCOL },
1941 { "IEEE_tx_macerr", IEEE_T_MACERR },
1942 { "IEEE_tx_cserr", IEEE_T_CSERR },
1943 { "IEEE_tx_sqe", IEEE_T_SQE },
1944 { "IEEE_tx_fdxfc", IEEE_T_FDXFC },
1945 { "IEEE_tx_octets_ok", IEEE_T_OCTETS_OK },
1946
1947 /* RMON RX */
1948 { "rx_packets", RMON_R_PACKETS },
1949 { "rx_broadcast", RMON_R_BC_PKT },
1950 { "rx_multicast", RMON_R_MC_PKT },
1951 { "rx_crc_errors", RMON_R_CRC_ALIGN },
1952 { "rx_undersize", RMON_R_UNDERSIZE },
1953 { "rx_oversize", RMON_R_OVERSIZE },
1954 { "rx_fragment", RMON_R_FRAG },
1955 { "rx_jabber", RMON_R_JAB },
1956 { "rx_64byte", RMON_R_P64 },
1957 { "rx_65to127byte", RMON_R_P65TO127 },
1958 { "rx_128to255byte", RMON_R_P128TO255 },
1959 { "rx_256to511byte", RMON_R_P256TO511 },
1960 { "rx_512to1023byte", RMON_R_P512TO1023 },
1961 { "rx_1024to2047byte", RMON_R_P1024TO2047 },
1962 { "rx_GTE2048byte", RMON_R_P_GTE2048 },
1963 { "rx_octets", RMON_R_OCTETS },
1964
1965 /* IEEE RX */
1966 { "IEEE_rx_drop", IEEE_R_DROP },
1967 { "IEEE_rx_frame_ok", IEEE_R_FRAME_OK },
1968 { "IEEE_rx_crc", IEEE_R_CRC },
1969 { "IEEE_rx_align", IEEE_R_ALIGN },
1970 { "IEEE_rx_macerr", IEEE_R_MACERR },
1971 { "IEEE_rx_fdxfc", IEEE_R_FDXFC },
1972 { "IEEE_rx_octets_ok", IEEE_R_OCTETS_OK },
1973};
1974
1975static void fec_enet_get_ethtool_stats(struct net_device *dev,
1976 struct ethtool_stats *stats, u64 *data)
1977{
1978 struct fec_enet_private *fep = netdev_priv(dev);
1979 int i;
1980
1981 for (i = 0; i < ARRAY_SIZE(fec_stats); i++)
1982 data[i] = readl(fep->hwp + fec_stats[i].offset);
1983}
1984
1985static void fec_enet_get_strings(struct net_device *netdev,
1986 u32 stringset, u8 *data)
1987{
1988 int i;
1989 switch (stringset) {
1990 case ETH_SS_STATS:
1991 for (i = 0; i < ARRAY_SIZE(fec_stats); i++)
1992 memcpy(data + i * ETH_GSTRING_LEN,
1993 fec_stats[i].name, ETH_GSTRING_LEN);
1994 break;
1995 }
1996}
1997
1998static int fec_enet_get_sset_count(struct net_device *dev, int sset)
1999{
2000 switch (sset) {
2001 case ETH_SS_STATS:
2002 return ARRAY_SIZE(fec_stats);
2003 default:
2004 return -EOPNOTSUPP;
2005 }
2006}
d1391930 2007#endif /* !defined(CONFIG_M5272) */
38ae92dc 2008
32bc9b46
CH		 2009static int fec_enet_nway_reset(struct net_device *dev)
2010{
2011 struct fec_enet_private *fep = netdev_priv(dev);
2012 struct phy_device *phydev = fep->phy_dev;
2013
2014 if (!phydev)
2015 return -ENODEV;
2016
2017 return genphy_restart_aneg(phydev);
2018}
2019
9b07be4b 2020static const struct ethtool_ops fec_enet_ethtool_ops = {
d1391930 2021#if !defined(CONFIG_M5272)
baa70a5c
FL		 2022 .get_pauseparam = fec_enet_get_pauseparam,
2023 .set_pauseparam = fec_enet_set_pauseparam,
d1391930 2024#endif
e6b043d5
BW		 2025 .get_settings = fec_enet_get_settings,
2026 .set_settings = fec_enet_set_settings,
2027 .get_drvinfo = fec_enet_get_drvinfo,
2028 .get_link = ethtool_op_get_link,
5ebae489 2029 .get_ts_info = fec_enet_get_ts_info,
32bc9b46 2030 .nway_reset = fec_enet_nway_reset,
38ae92dc
CH		 2031#ifndef CONFIG_M5272
2032 .get_ethtool_stats = fec_enet_get_ethtool_stats,
2033 .get_strings = fec_enet_get_strings,
2034 .get_sset_count = fec_enet_get_sset_count,
2035#endif
e6b043d5 2036};
1da177e4 2037
c556167f 2038static int fec_enet_ioctl(struct net_device *ndev, struct ifreq *rq, int cmd)
1da177e4 2039{
c556167f 2040 struct fec_enet_private *fep = netdev_priv(ndev);
e6b043d5 2041 struct phy_device *phydev = fep->phy_dev;
1da177e4 2042
c556167f 2043 if (!netif_running(ndev))
e6b043d5 2044 return -EINVAL;
1da177e4 2045
e6b043d5
BW		 2046 if (!phydev)
2047 return -ENODEV;
2048
1d5244d0
BH		 2049 if (fep->bufdesc_ex) {
2050 if (cmd == SIOCSHWTSTAMP)
2051 return fec_ptp_set(ndev, rq);
2052 if (cmd == SIOCGHWTSTAMP)
2053 return fec_ptp_get(ndev, rq);
2054 }
ff43da86 2055
28b04113 2056 return phy_mii_ioctl(phydev, rq, cmd);
1da177e4
LT		 2057}
2058
c556167f 2059static void fec_enet_free_buffers(struct net_device *ndev)
f0b3fbea 2060{
c556167f 2061 struct fec_enet_private *fep = netdev_priv(ndev);
da2191e3 2062 unsigned int i;
f0b3fbea
SH		 2063 struct sk_buff *skb;
2064 struct bufdesc *bdp;
2065
2066 bdp = fep->rx_bd_base;
36e24e2e 2067 for (i = 0; i < fep->rx_ring_size; i++) {
f0b3fbea
SH		 2068 skb = fep->rx_skbuff[i];
2069
2070 if (bdp->cbd_bufaddr)
d1ab1f54 2071 dma_unmap_single(&fep->pdev->dev, bdp->cbd_bufaddr,
f0b3fbea
SH		 2072 FEC_ENET_RX_FRSIZE, DMA_FROM_DEVICE);
2073 if (skb)
2074 dev_kfree_skb(skb);
36e24e2e 2075 bdp = fec_enet_get_nextdesc(bdp, fep);
f0b3fbea
SH		 2076 }
2077
2078 bdp = fep->tx_bd_base;
36e24e2e 2079 for (i = 0; i < fep->tx_ring_size; i++)
f0b3fbea
SH		 2080 kfree(fep->tx_bounce[i]);
2081}
2082
c556167f 2083static int fec_enet_alloc_buffers(struct net_device *ndev)
f0b3fbea 2084{
c556167f 2085 struct fec_enet_private *fep = netdev_priv(ndev);
da2191e3 2086 unsigned int i;
f0b3fbea
SH		 2087 struct sk_buff *skb;
2088 struct bufdesc *bdp;
2089
2090 bdp = fep->rx_bd_base;
36e24e2e 2091 for (i = 0; i < fep->rx_ring_size; i++) {
b72061a3 2092 skb = netdev_alloc_skb(ndev, FEC_ENET_RX_FRSIZE);
f0b3fbea 2093 if (!skb) {
c556167f 2094 fec_enet_free_buffers(ndev);
f0b3fbea
SH		 2095 return -ENOMEM;
2096 }
2097 fep->rx_skbuff[i] = skb;
2098
d1ab1f54 2099 bdp->cbd_bufaddr = dma_map_single(&fep->pdev->dev, skb->data,
f0b3fbea 2100 FEC_ENET_RX_FRSIZE, DMA_FROM_DEVICE);
d842a31f
DFB		 2101 if (dma_mapping_error(&fep->pdev->dev, bdp->cbd_bufaddr)) {
2102 fec_enet_free_buffers(ndev);
2103 if (net_ratelimit())
2104 netdev_err(ndev, "Rx DMA memory map failed\n");
2105 return -ENOMEM;
2106 }
f0b3fbea 2107 bdp->cbd_sc = BD_ENET_RX_EMPTY;
ff43da86
FL		 2108
2109 if (fep->bufdesc_ex) {
2110 struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp;
2111 ebdp->cbd_esc = BD_ENET_RX_INT;
2112 }
2113
36e24e2e 2114 bdp = fec_enet_get_nextdesc(bdp, fep);
f0b3fbea
SH		 2115 }
2116
2117 /* Set the last buffer to wrap. */
36e24e2e 2118 bdp = fec_enet_get_prevdesc(bdp, fep);
f0b3fbea
SH		 2119 bdp->cbd_sc |= BD_SC_WRAP;
2120
2121 bdp = fep->tx_bd_base;
36e24e2e 2122 for (i = 0; i < fep->tx_ring_size; i++) {
f0b3fbea
SH		 2123 fep->tx_bounce[i] = kmalloc(FEC_ENET_TX_FRSIZE, GFP_KERNEL);
2124
2125 bdp->cbd_sc = 0;
2126 bdp->cbd_bufaddr = 0;
6605b730 2127
ff43da86
FL		 2128 if (fep->bufdesc_ex) {
2129 struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp;
96d2222b 2130 ebdp->cbd_esc = BD_ENET_TX_INT;
ff43da86
FL		 2131 }
2132
36e24e2e 2133 bdp = fec_enet_get_nextdesc(bdp, fep);
f0b3fbea
SH		 2134 }
2135
2136 /* Set the last buffer to wrap. */
36e24e2e 2137 bdp = fec_enet_get_prevdesc(bdp, fep);
f0b3fbea
SH		 2138 bdp->cbd_sc |= BD_SC_WRAP;
2139
2140 return 0;
2141}
2142
1da177e4 2143static int
c556167f 2144fec_enet_open(struct net_device *ndev)
1da177e4 2145{
c556167f 2146 struct fec_enet_private *fep = netdev_priv(ndev);
f0b3fbea 2147 int ret;
1da177e4 2148
5bbde4d2 2149 pinctrl_pm_select_default_state(&fep->pdev->dev);
e8fcfcd5
NA		 2150 ret = fec_enet_clk_enable(ndev, true);
2151 if (ret)
2152 return ret;
2153
1da177e4
LT		 2154 /* I should reset the ring buffers here, but I don't yet know
2155 * a simple way to do that.
2156 */
1da177e4 2157
c556167f 2158 ret = fec_enet_alloc_buffers(ndev);
f0b3fbea
SH		 2159 if (ret)
2160 return ret;
2161
418bd0d4 2162 /* Probe and connect to PHY when open the interface */
c556167f 2163 ret = fec_enet_mii_probe(ndev);
418bd0d4 2164 if (ret) {
c556167f 2165 fec_enet_free_buffers(ndev);
418bd0d4
BW		 2166 return ret;
2167 }
ce5eaf02
RK		 2168
2169 napi_enable(&fep->napi);
e6b043d5 2170 phy_start(fep->phy_dev);
c556167f 2171 netif_start_queue(ndev);
1da177e4 2172 fep->opened = 1;
22f6b860 2173 return 0;
1da177e4
LT		 2174}
2175
2176static int
c556167f 2177fec_enet_close(struct net_device *ndev)
1da177e4 2178{
c556167f 2179 struct fec_enet_private *fep = netdev_priv(ndev);
1da177e4 2180
22f6b860 2181 /* Don't know what to do yet. */
3f104c38 2182 napi_disable(&fep->napi);
1da177e4 2183 fep->opened = 0;
c556167f
UKK		 2184 netif_stop_queue(ndev);
2185 fec_stop(ndev);
1da177e4 2186
e497ba82
UKK		 2187 if (fep->phy_dev) {
2188 phy_stop(fep->phy_dev);
418bd0d4 2189 phy_disconnect(fep->phy_dev);
e497ba82 2190 }
418bd0d4 2191
e8fcfcd5 2192 fec_enet_clk_enable(ndev, false);
5bbde4d2 2193 pinctrl_pm_select_sleep_state(&fep->pdev->dev);
db8880bc 2194 fec_enet_free_buffers(ndev);
f0b3fbea 2195
1da177e4
LT		 2196 return 0;
2197}
2198
1da177e4
LT		 2199/* Set or clear the multicast filter for this adaptor.
2200 * Skeleton taken from sunlance driver.
2201 * The CPM Ethernet implementation allows Multicast as well as individual
2202 * MAC address filtering. Some of the drivers check to make sure it is
2203 * a group multicast address, and discard those that are not. I guess I
2204 * will do the same for now, but just remove the test if you want
2205 * individual filtering as well (do the upper net layers want or support
2206 * this kind of feature?).
2207 */
2208
2209#define HASH_BITS 6 /* #bits in hash */
2210#define CRC32_POLY 0xEDB88320
2211
c556167f 2212static void set_multicast_list(struct net_device *ndev)
1da177e4 2213{
c556167f 2214 struct fec_enet_private *fep = netdev_priv(ndev);
22bedad3 2215 struct netdev_hw_addr *ha;
48e2f183 2216 unsigned int i, bit, data, crc, tmp;
1da177e4
LT		 2217 unsigned char hash;
2218
c556167f 2219 if (ndev->flags & IFF_PROMISC) {
f44d6305
SH		 2220 tmp = readl(fep->hwp + FEC_R_CNTRL);
2221 tmp |= 0x8;
2222 writel(tmp, fep->hwp + FEC_R_CNTRL);
4e831836
SH		 2223 return;
2224 }
1da177e4 2225
4e831836
SH		 2226 tmp = readl(fep->hwp + FEC_R_CNTRL);
2227 tmp &= ~0x8;
2228 writel(tmp, fep->hwp + FEC_R_CNTRL);
2229
c556167f 2230 if (ndev->flags & IFF_ALLMULTI) {
4e831836
SH		 2231 /* Catch all multicast addresses, so set the
2232 * filter to all 1's
2233 */
2234 writel(0xffffffff, fep->hwp + FEC_GRP_HASH_TABLE_HIGH);
2235 writel(0xffffffff, fep->hwp + FEC_GRP_HASH_TABLE_LOW);
2236
2237 return;
2238 }
2239
2240 /* Clear filter and add the addresses in hash register
2241 */
2242 writel(0, fep->hwp + FEC_GRP_HASH_TABLE_HIGH);
2243 writel(0, fep->hwp + FEC_GRP_HASH_TABLE_LOW);
2244
c556167f 2245 netdev_for_each_mc_addr(ha, ndev) {
4e831836
SH		 2246 /* calculate crc32 value of mac address */
2247 crc = 0xffffffff;
2248
c556167f 2249 for (i = 0; i < ndev->addr_len; i++) {
22bedad3 2250 data = ha->addr[i];
4e831836
SH		 2251 for (bit = 0; bit < 8; bit++, data >>= 1) {
2252 crc = (crc >> 1) ^
2253 (((crc ^ data) & 1) ? CRC32_POLY : 0);
1da177e4
LT		 2254 }
2255 }
4e831836
SH		 2256
2257 /* only upper 6 bits (HASH_BITS) are used
2258 * which point to specific bit in he hash registers
2259 */
2260 hash = (crc >> (32 - HASH_BITS)) & 0x3f;
2261
2262 if (hash > 31) {
2263 tmp = readl(fep->hwp + FEC_GRP_HASH_TABLE_HIGH);
2264 tmp |= 1 << (hash - 32);
2265 writel(tmp, fep->hwp + FEC_GRP_HASH_TABLE_HIGH);
2266 } else {
2267 tmp = readl(fep->hwp + FEC_GRP_HASH_TABLE_LOW);
2268 tmp |= 1 << hash;
2269 writel(tmp, fep->hwp + FEC_GRP_HASH_TABLE_LOW);
2270 }
1da177e4
LT		 2271 }
2272}
2273
22f6b860 2274/* Set a MAC change in hardware. */
009fda83 2275static int
c556167f 2276fec_set_mac_address(struct net_device *ndev, void *p)
1da177e4 2277{
c556167f 2278 struct fec_enet_private *fep = netdev_priv(ndev);
009fda83
SH		 2279 struct sockaddr *addr = p;
2280
44934fac
LS		 2281 if (addr) {
2282 if (!is_valid_ether_addr(addr->sa_data))
2283 return -EADDRNOTAVAIL;
2284 memcpy(ndev->dev_addr, addr->sa_data, ndev->addr_len);
2285 }
1da177e4 2286
c556167f
UKK		 2287 writel(ndev->dev_addr[3] | (ndev->dev_addr[2] << 8) |
2288 (ndev->dev_addr[1] << 16) | (ndev->dev_addr[0] << 24),
f44d6305 2289 fep->hwp + FEC_ADDR_LOW);
c556167f 2290 writel((ndev->dev_addr[5] << 16) | (ndev->dev_addr[4] << 24),
7cff0943 2291 fep->hwp + FEC_ADDR_HIGH);
009fda83 2292 return 0;
1da177e4
LT		 2293}
2294
7f5c6add 2295#ifdef CONFIG_NET_POLL_CONTROLLER
49ce9c2c
BH		 2296/**
2297 * fec_poll_controller - FEC Poll controller function
7f5c6add
XJ		 2298 * @dev: The FEC network adapter
2299 *
2300 * Polled functionality used by netconsole and others in non interrupt mode
2301 *
2302 */
47a5247f 2303static void fec_poll_controller(struct net_device *dev)
7f5c6add
XJ		 2304{
2305 int i;
2306 struct fec_enet_private *fep = netdev_priv(dev);
2307
2308 for (i = 0; i < FEC_IRQ_NUM; i++) {
2309 if (fep->irq[i] > 0) {
2310 disable_irq(fep->irq[i]);
2311 fec_enet_interrupt(fep->irq[i], dev);
2312 enable_irq(fep->irq[i]);
2313 }
2314 }
2315}
2316#endif
2317
4c09eed9
JB		 2318static int fec_set_features(struct net_device *netdev,
2319 netdev_features_t features)
2320{
2321 struct fec_enet_private *fep = netdev_priv(netdev);
2322 netdev_features_t changed = features ^ netdev->features;
2323
2324 netdev->features = features;
2325
2326 /* Receive checksum has been changed */
2327 if (changed & NETIF_F_RXCSUM) {
2328 if (features & NETIF_F_RXCSUM)
2329 fep->csum_flags |= FLAG_RX_CSUM_ENABLED;
2330 else
2331 fep->csum_flags &= ~FLAG_RX_CSUM_ENABLED;
2332
2333 if (netif_running(netdev)) {
2334 fec_stop(netdev);
2335 fec_restart(netdev, fep->phy_dev->duplex);
2336 netif_wake_queue(netdev);
2337 } else {
2338 fec_restart(netdev, fep->phy_dev->duplex);
2339 }
2340 }
2341
2342 return 0;
2343}
2344
009fda83
SH		 2345static const struct net_device_ops fec_netdev_ops = {
2346 .ndo_open = fec_enet_open,
2347 .ndo_stop = fec_enet_close,
2348 .ndo_start_xmit = fec_enet_start_xmit,
afc4b13d 2349 .ndo_set_rx_mode = set_multicast_list,
635ecaa7 2350 .ndo_change_mtu = eth_change_mtu,
009fda83
SH		 2351 .ndo_validate_addr = eth_validate_addr,
2352 .ndo_tx_timeout = fec_timeout,
2353 .ndo_set_mac_address = fec_set_mac_address,
db8880bc 2354 .ndo_do_ioctl = fec_enet_ioctl,
7f5c6add
XJ		 2355#ifdef CONFIG_NET_POLL_CONTROLLER
2356 .ndo_poll_controller = fec_poll_controller,
2357#endif
4c09eed9 2358 .ndo_set_features = fec_set_features,
009fda83
SH		 2359};
2360
1da177e4
LT		 2361 /*
2362 * XXX: We need to clean up on failure exits here.
ead73183 2363 *
1da177e4 2364 */
c556167f 2365static int fec_enet_init(struct net_device *ndev)
1da177e4 2366{
c556167f 2367 struct fec_enet_private *fep = netdev_priv(ndev);
48496255
SG		 2368 const struct platform_device_id *id_entry =
2369 platform_get_device_id(fep->pdev);
f0b3fbea 2370 struct bufdesc *cbd_base;
55d0218a
NA		 2371 int bd_size;
2372
2373 /* init the tx & rx ring size */
2374 fep->tx_ring_size = TX_RING_SIZE;
2375 fep->rx_ring_size = RX_RING_SIZE;
2376
79f33912
NA		 2377 fep->tx_stop_threshold = FEC_MAX_SKB_DESCS;
2378 fep->tx_wake_threshold = (fep->tx_ring_size - fep->tx_stop_threshold) / 2;
2379
55d0218a
NA		 2380 if (fep->bufdesc_ex)
2381 fep->bufdesc_size = sizeof(struct bufdesc_ex);
2382 else
2383 fep->bufdesc_size = sizeof(struct bufdesc);
2384 bd_size = (fep->tx_ring_size + fep->rx_ring_size) *
2385 fep->bufdesc_size;
1da177e4 2386
8d4dd5cf 2387 /* Allocate memory for buffer descriptors. */
55d0218a 2388 cbd_base = dma_alloc_coherent(NULL, bd_size, &fep->bd_dma,
d0320f75
JP		 2389 GFP_KERNEL);
2390 if (!cbd_base)
562d2f8c 2391 return -ENOMEM;
562d2f8c 2392
79f33912
NA		 2393 fep->tso_hdrs = dma_alloc_coherent(NULL, fep->tx_ring_size * TSO_HEADER_SIZE,
2394 &fep->tso_hdrs_dma, GFP_KERNEL);
2395 if (!fep->tso_hdrs) {
2396 dma_free_coherent(NULL, bd_size, cbd_base, fep->bd_dma);
2397 return -ENOMEM;
2398 }
2399
14109a59 2400 memset(cbd_base, 0, PAGE_SIZE);
3b2b74ca 2401
c556167f 2402 fep->netdev = ndev;
1da177e4 2403
49da97dc 2404 /* Get the Ethernet address */
c556167f 2405 fec_get_mac(ndev);
44934fac
LS		 2406 /* make sure MAC we just acquired is programmed into the hw */
2407 fec_set_mac_address(ndev, NULL);
1da177e4 2408
8d4dd5cf 2409 /* Set receive and transmit descriptor base. */
1da177e4 2410 fep->rx_bd_base = cbd_base;
55d0218a 2411 if (fep->bufdesc_ex)
ff43da86 2412 fep->tx_bd_base = (struct bufdesc *)
36e24e2e 2413 (((struct bufdesc_ex *)cbd_base) + fep->rx_ring_size);
55d0218a 2414 else
36e24e2e 2415 fep->tx_bd_base = cbd_base + fep->rx_ring_size;
1da177e4 2416
22f6b860 2417 /* The FEC Ethernet specific entries in the device structure */
c556167f
UKK		 2418 ndev->watchdog_timeo = TX_TIMEOUT;
2419 ndev->netdev_ops = &fec_netdev_ops;
2420 ndev->ethtool_ops = &fec_enet_ethtool_ops;
633e7533 2421
dc975382 2422 writel(FEC_RX_DISABLED_IMASK, fep->hwp + FEC_IMASK);
322555f5 2423 netif_napi_add(ndev, &fep->napi, fec_enet_rx_napi, NAPI_POLL_WEIGHT);
dc975382 2424
09d1e541 2425 if (id_entry->driver_data & FEC_QUIRK_HAS_VLAN)
cdffcf1b
JB		 2426 /* enable hw VLAN support */
2427 ndev->features |= NETIF_F_HW_VLAN_CTAG_RX;
cdffcf1b 2428
48496255 2429 if (id_entry->driver_data & FEC_QUIRK_HAS_CSUM) {
79f33912
NA		 2430 ndev->gso_max_segs = FEC_MAX_TSO_SEGS;
2431
48496255
SG		 2432 /* enable hw accelerator */
2433 ndev->features |= (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM
79f33912 2434 | NETIF_F_RXCSUM | NETIF_F_SG | NETIF_F_TSO);
48496255
SG		 2435 fep->csum_flags |= FLAG_RX_CSUM_ENABLED;
2436 }
4c09eed9 2437
09d1e541
NA		 2438 ndev->hw_features = ndev->features;
2439
c556167f 2440 fec_restart(ndev, 0);
1da177e4 2441
1da177e4
LT		 2442 return 0;
2443}
2444
ca2cc333 2445#ifdef CONFIG_OF
33897cc8 2446static void fec_reset_phy(struct platform_device *pdev)
ca2cc333
SG		 2447{
2448 int err, phy_reset;
a3caad0a 2449 int msec = 1;
ca2cc333
SG		 2450 struct device_node *np = pdev->dev.of_node;
2451
2452 if (!np)
a9b2c8ef 2453 return;
ca2cc333 2454
a3caad0a
SG		 2455 of_property_read_u32(np, "phy-reset-duration", &msec);
2456 /* A sane reset duration should not be longer than 1s */
2457 if (msec > 1000)
2458 msec = 1;
2459
ca2cc333 2460 phy_reset = of_get_named_gpio(np, "phy-reset-gpios", 0);
07dcf8e9
FE		 2461 if (!gpio_is_valid(phy_reset))
2462 return;
2463
119fc007
SG		 2464 err = devm_gpio_request_one(&pdev->dev, phy_reset,
2465 GPIOF_OUT_INIT_LOW, "phy-reset");
ca2cc333 2466 if (err) {
07dcf8e9 2467 dev_err(&pdev->dev, "failed to get phy-reset-gpios: %d\n", err);
a9b2c8ef 2468 return;
ca2cc333 2469 }
a3caad0a 2470 msleep(msec);
ca2cc333 2471 gpio_set_value(phy_reset, 1);
ca2cc333
SG		 2472}
2473#else /* CONFIG_OF */
0c7768a0 2474static void fec_reset_phy(struct platform_device *pdev)
ca2cc333
SG		 2475{
2476 /*
2477 * In case of platform probe, the reset has been done
2478 * by machine code.
2479 */
ca2cc333
SG		 2480}
2481#endif /* CONFIG_OF */
2482
33897cc8 2483static int
ead73183
SH		 2484fec_probe(struct platform_device *pdev)
2485{
2486 struct fec_enet_private *fep;
5eb32bd0 2487 struct fec_platform_data *pdata;
ead73183
SH		 2488 struct net_device *ndev;
2489 int i, irq, ret = 0;
2490 struct resource *r;
ca2cc333 2491 const struct of_device_id *of_id;
43af940c 2492 static int dev_id;
ca2cc333
SG		 2493
2494 of_id = of_match_device(fec_dt_ids, &pdev->dev);
2495 if (of_id)
2496 pdev->id_entry = of_id->data;
ead73183 2497
ead73183
SH		 2498 /* Init network device */
2499 ndev = alloc_etherdev(sizeof(struct fec_enet_private));
83e519b6
FE		 2500 if (!ndev)
2501 return -ENOMEM;
ead73183
SH		 2502
2503 SET_NETDEV_DEV(ndev, &pdev->dev);
2504
2505 /* setup board info structure */
2506 fep = netdev_priv(ndev);
ead73183 2507
d1391930 2508#if !defined(CONFIG_M5272)
baa70a5c
FL		 2509 /* default enable pause frame auto negotiation */
2510 if (pdev->id_entry &&
2511 (pdev->id_entry->driver_data & FEC_QUIRK_HAS_GBIT))
2512 fep->pause_flag |= FEC_PAUSE_FLAG_AUTONEG;
d1391930 2513#endif
baa70a5c 2514
5bbde4d2
NA		 2515 /* Select default pin state */
2516 pinctrl_pm_select_default_state(&pdev->dev);
2517
399db75b 2518 r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
941e173a
TB		 2519 fep->hwp = devm_ioremap_resource(&pdev->dev, r);
2520 if (IS_ERR(fep->hwp)) {
2521 ret = PTR_ERR(fep->hwp);
2522 goto failed_ioremap;
2523 }
2524
e6b043d5 2525 fep->pdev = pdev;
43af940c 2526 fep->dev_id = dev_id++;
ead73183 2527
ff43da86
FL		 2528 fep->bufdesc_ex = 0;
2529
ead73183
SH		 2530 platform_set_drvdata(pdev, ndev);
2531
6c5f7808 2532 ret = of_get_phy_mode(pdev->dev.of_node);
ca2cc333 2533 if (ret < 0) {
94660ba0 2534 pdata = dev_get_platdata(&pdev->dev);
ca2cc333
SG		 2535 if (pdata)
2536 fep->phy_interface = pdata->phy;
2537 else
2538 fep->phy_interface = PHY_INTERFACE_MODE_MII;
2539 } else {
2540 fep->phy_interface = ret;
2541 }
2542
f4d40de3
SH		 2543 fep->clk_ipg = devm_clk_get(&pdev->dev, "ipg");
2544 if (IS_ERR(fep->clk_ipg)) {
2545 ret = PTR_ERR(fep->clk_ipg);
ead73183
SH		 2546 goto failed_clk;
2547 }
f4d40de3
SH		 2548
2549 fep->clk_ahb = devm_clk_get(&pdev->dev, "ahb");
2550 if (IS_ERR(fep->clk_ahb)) {
2551 ret = PTR_ERR(fep->clk_ahb);
2552 goto failed_clk;
2553 }
2554
daa7d392
WS		 2555 /* enet_out is optional, depends on board */
2556 fep->clk_enet_out = devm_clk_get(&pdev->dev, "enet_out");
2557 if (IS_ERR(fep->clk_enet_out))
2558 fep->clk_enet_out = NULL;
2559
6605b730 2560 fep->clk_ptp = devm_clk_get(&pdev->dev, "ptp");
e2f8d555
FE		 2561 fep->bufdesc_ex =
2562 pdev->id_entry->driver_data & FEC_QUIRK_HAS_BUFDESC_EX;
6605b730 2563 if (IS_ERR(fep->clk_ptp)) {
c29dc2d7 2564 fep->clk_ptp = NULL;
ff43da86 2565 fep->bufdesc_ex = 0;
6605b730 2566 }
6605b730 2567
e8fcfcd5 2568 ret = fec_enet_clk_enable(ndev, true);
13a097bd
FE		 2569 if (ret)
2570 goto failed_clk;
2571
f4e9f3d2
FE		 2572 fep->reg_phy = devm_regulator_get(&pdev->dev, "phy");
2573 if (!IS_ERR(fep->reg_phy)) {
2574 ret = regulator_enable(fep->reg_phy);
5fa9c0fe
SG		 2575 if (ret) {
2576 dev_err(&pdev->dev,
2577 "Failed to enable phy regulator: %d\n", ret);
2578 goto failed_regulator;
2579 }
f6a4d607
FE		 2580 } else {
2581 fep->reg_phy = NULL;
5fa9c0fe
SG		 2582 }
2583
2ca9b2aa
SG		 2584 fec_reset_phy(pdev);
2585
e2f8d555 2586 if (fep->bufdesc_ex)
ca162a82 2587 fec_ptp_init(pdev);
e2f8d555
FE		 2588
2589 ret = fec_enet_init(ndev);
2590 if (ret)
2591 goto failed_init;
2592
2593 for (i = 0; i < FEC_IRQ_NUM; i++) {
2594 irq = platform_get_irq(pdev, i);
2595 if (irq < 0) {
2596 if (i)
2597 break;
2598 ret = irq;
2599 goto failed_irq;
2600 }
0d9b2ab1 2601 ret = devm_request_irq(&pdev->dev, irq, fec_enet_interrupt,
44a272dd 2602 0, pdev->name, ndev);
0d9b2ab1 2603 if (ret)
e2f8d555 2604 goto failed_irq;
e2f8d555
FE		 2605 }
2606
e6b043d5
BW		 2607 ret = fec_enet_mii_init(pdev);
2608 if (ret)
2609 goto failed_mii_init;
2610
03c698c9
OS		 2611 /* Carrier starts down, phylib will bring it up */
2612 netif_carrier_off(ndev);
e8fcfcd5 2613 fec_enet_clk_enable(ndev, false);
5bbde4d2 2614 pinctrl_pm_select_sleep_state(&pdev->dev);
03c698c9 2615
ead73183
SH		 2616 ret = register_netdev(ndev);
2617 if (ret)
2618 goto failed_register;
2619
eb1d0640
FE		 2620 if (fep->bufdesc_ex && fep->ptp_clock)
2621 netdev_info(ndev, "registered PHC device %d\n", fep->dev_id);
2622
54309fa6 2623 INIT_DELAYED_WORK(&(fep->delay_work.delay_work), fec_enet_work);
ead73183
SH		 2624 return 0;
2625
2626failed_register:
e6b043d5
BW		 2627 fec_enet_mii_remove(fep);
2628failed_mii_init:
7a2bbd8d 2629failed_irq:
7a2bbd8d 2630failed_init:
f6a4d607
FE		 2631 if (fep->reg_phy)
2632 regulator_disable(fep->reg_phy);
5fa9c0fe 2633failed_regulator:
e8fcfcd5 2634 fec_enet_clk_enable(ndev, false);
ead73183 2635failed_clk:
ead73183
SH		 2636failed_ioremap:
2637 free_netdev(ndev);
2638
2639 return ret;
2640}
2641
33897cc8 2642static int
ead73183
SH		 2643fec_drv_remove(struct platform_device *pdev)
2644{
2645 struct net_device *ndev = platform_get_drvdata(pdev);
2646 struct fec_enet_private *fep = netdev_priv(ndev);
2647
54309fa6 2648 cancel_delayed_work_sync(&(fep->delay_work.delay_work));
e163cc97 2649 unregister_netdev(ndev);
e6b043d5 2650 fec_enet_mii_remove(fep);
6605b730 2651 del_timer_sync(&fep->time_keep);
f6a4d607
FE		 2652 if (fep->reg_phy)
2653 regulator_disable(fep->reg_phy);
6605b730
FL		 2654 if (fep->ptp_clock)
2655 ptp_clock_unregister(fep->ptp_clock);
e8fcfcd5 2656 fec_enet_clk_enable(ndev, false);
ead73183 2657 free_netdev(ndev);
28e2188e 2658
ead73183
SH		 2659 return 0;
2660}
2661
bf7bfd7f 2662#ifdef CONFIG_PM_SLEEP
ead73183 2663static int
87cad5c3 2664fec_suspend(struct device *dev)
ead73183 2665{
87cad5c3 2666 struct net_device *ndev = dev_get_drvdata(dev);
04e5216d 2667 struct fec_enet_private *fep = netdev_priv(ndev);
ead73183 2668
04e5216d
UKK		 2669 if (netif_running(ndev)) {
2670 fec_stop(ndev);
2671 netif_device_detach(ndev);
ead73183 2672 }
e8fcfcd5 2673 fec_enet_clk_enable(ndev, false);
5bbde4d2 2674 pinctrl_pm_select_sleep_state(&fep->pdev->dev);
04e5216d 2675
238f7bc7
FE		 2676 if (fep->reg_phy)
2677 regulator_disable(fep->reg_phy);
2678
ead73183
SH		 2679 return 0;
2680}
2681
2682static int
87cad5c3 2683fec_resume(struct device *dev)
ead73183 2684{
87cad5c3 2685 struct net_device *ndev = dev_get_drvdata(dev);
04e5216d 2686 struct fec_enet_private *fep = netdev_priv(ndev);
238f7bc7
FE		 2687 int ret;
2688
2689 if (fep->reg_phy) {
2690 ret = regulator_enable(fep->reg_phy);
2691 if (ret)
2692 return ret;
2693 }
ead73183 2694
5bbde4d2 2695 pinctrl_pm_select_default_state(&fep->pdev->dev);
e8fcfcd5 2696 ret = fec_enet_clk_enable(ndev, true);
13a097bd 2697 if (ret)
e8fcfcd5 2698 goto failed_clk;
13a097bd 2699
04e5216d
UKK		 2700 if (netif_running(ndev)) {
2701 fec_restart(ndev, fep->full_duplex);
2702 netif_device_attach(ndev);
ead73183 2703 }
04e5216d 2704
ead73183 2705 return 0;
13a097bd 2706
e8fcfcd5 2707failed_clk:
13a097bd
FE		 2708 if (fep->reg_phy)
2709 regulator_disable(fep->reg_phy);
2710 return ret;
ead73183 2711}
bf7bfd7f 2712#endif /* CONFIG_PM_SLEEP */
ead73183 2713
bf7bfd7f 2714static SIMPLE_DEV_PM_OPS(fec_pm_ops, fec_suspend, fec_resume);
59d4289b 2715
ead73183
SH		 2716static struct platform_driver fec_driver = {
2717 .driver = {
b5680e0b 2718 .name = DRIVER_NAME,
87cad5c3 2719 .owner = THIS_MODULE,
87cad5c3 2720 .pm = &fec_pm_ops,
ca2cc333 2721 .of_match_table = fec_dt_ids,
ead73183 2722 },
b5680e0b 2723 .id_table = fec_devtype,
87cad5c3 2724 .probe = fec_probe,
33897cc8 2725 .remove = fec_drv_remove,
ead73183
SH		 2726};
2727
aaca2377 2728module_platform_driver(fec_driver);
1da177e4 2729
f8c0aca9 2730MODULE_ALIAS("platform:"DRIVER_NAME);
1da177e4 2731MODULE_LICENSE("GPL");
Linux 6.x block layer and io_uring tree(s)