Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Fast Ethernet Controller (FEC) driver for Motorola MPC8xx. | |
3 | * Copyright (c) 1997 Dan Malek (dmalek@jlc.net) | |
4 | * | |
7dd6a2aa | 5 | * Right now, I am very wasteful with the buffers. I allocate memory |
1da177e4 LT |
6 | * pages and then divide them into 2K frame buffers. This way I know I |
7 | * have buffers large enough to hold one frame within one buffer descriptor. | |
8 | * Once I get this working, I will use 64 or 128 byte CPM buffers, which | |
9 | * will be much more memory efficient and will easily handle lots of | |
10 | * small packets. | |
11 | * | |
12 | * Much better multiple PHY support by Magnus Damm. | |
13 | * Copyright (c) 2000 Ericsson Radio Systems AB. | |
14 | * | |
562d2f8c GU |
15 | * Support for FEC controller of ColdFire processors. |
16 | * Copyright (c) 2001-2005 Greg Ungerer (gerg@snapgear.com) | |
7dd6a2aa GU |
17 | * |
18 | * Bug fixes and cleanup by Philippe De Muyter (phdm@macqel.be) | |
677177c5 | 19 | * Copyright (c) 2004-2006 Macq Electronique SA. |
b5680e0b | 20 | * |
230dec61 | 21 | * Copyright (C) 2010-2011 Freescale Semiconductor, Inc. |
1da177e4 LT |
22 | */ |
23 | ||
1da177e4 LT |
24 | #include <linux/module.h> |
25 | #include <linux/kernel.h> | |
26 | #include <linux/string.h> | |
8fff755e | 27 | #include <linux/pm_runtime.h> |
1da177e4 LT |
28 | #include <linux/ptrace.h> |
29 | #include <linux/errno.h> | |
30 | #include <linux/ioport.h> | |
31 | #include <linux/slab.h> | |
32 | #include <linux/interrupt.h> | |
1da177e4 LT |
33 | #include <linux/delay.h> |
34 | #include <linux/netdevice.h> | |
35 | #include <linux/etherdevice.h> | |
36 | #include <linux/skbuff.h> | |
4c09eed9 JB |
37 | #include <linux/in.h> |
38 | #include <linux/ip.h> | |
39 | #include <net/ip.h> | |
79f33912 | 40 | #include <net/tso.h> |
4c09eed9 JB |
41 | #include <linux/tcp.h> |
42 | #include <linux/udp.h> | |
43 | #include <linux/icmp.h> | |
1da177e4 LT |
44 | #include <linux/spinlock.h> |
45 | #include <linux/workqueue.h> | |
46 | #include <linux/bitops.h> | |
6f501b17 SH |
47 | #include <linux/io.h> |
48 | #include <linux/irq.h> | |
196719ec | 49 | #include <linux/clk.h> |
ead73183 | 50 | #include <linux/platform_device.h> |
7f854420 | 51 | #include <linux/mdio.h> |
e6b043d5 | 52 | #include <linux/phy.h> |
5eb32bd0 | 53 | #include <linux/fec.h> |
ca2cc333 SG |
54 | #include <linux/of.h> |
55 | #include <linux/of_device.h> | |
56 | #include <linux/of_gpio.h> | |
407066f8 | 57 | #include <linux/of_mdio.h> |
ca2cc333 | 58 | #include <linux/of_net.h> |
5fa9c0fe | 59 | #include <linux/regulator/consumer.h> |
cdffcf1b | 60 | #include <linux/if_vlan.h> |
a68ab98e | 61 | #include <linux/pinctrl/consumer.h> |
c259c132 | 62 | #include <linux/prefetch.h> |
1da177e4 | 63 | |
080853af | 64 | #include <asm/cacheflush.h> |
196719ec | 65 | |
1da177e4 | 66 | #include "fec.h" |
1da177e4 | 67 | |
772e42b0 | 68 | static void set_multicast_list(struct net_device *ndev); |
d851b47b | 69 | static void fec_enet_itr_coal_init(struct net_device *ndev); |
772e42b0 | 70 | |
b5680e0b SG |
71 | #define DRIVER_NAME "fec" |
72 | ||
4d494cdc FD |
73 | #define FEC_ENET_GET_QUQUE(_x) ((_x == 0) ? 1 : ((_x == 1) ? 2 : 0)) |
74 | ||
baa70a5c FL |
75 | /* Pause frame feild and FIFO threshold */ |
76 | #define FEC_ENET_FCE (1 << 5) | |
77 | #define FEC_ENET_RSEM_V 0x84 | |
78 | #define FEC_ENET_RSFL_V 16 | |
79 | #define FEC_ENET_RAEM_V 0x8 | |
80 | #define FEC_ENET_RAFL_V 0x8 | |
81 | #define FEC_ENET_OPD_V 0xFFF0 | |
8fff755e | 82 | #define FEC_MDIO_PM_TIMEOUT 100 /* ms */ |
baa70a5c | 83 | |
b5680e0b SG |
84 | static struct platform_device_id fec_devtype[] = { |
85 | { | |
0ca1e290 | 86 | /* keep it for coldfire */ |
b5680e0b SG |
87 | .name = DRIVER_NAME, |
88 | .driver_data = 0, | |
0ca1e290 SG |
89 | }, { |
90 | .name = "imx25-fec", | |
18803495 | 91 | .driver_data = FEC_QUIRK_USE_GASKET | FEC_QUIRK_HAS_RACC, |
0ca1e290 SG |
92 | }, { |
93 | .name = "imx27-fec", | |
18803495 | 94 | .driver_data = FEC_QUIRK_HAS_RACC, |
b5680e0b SG |
95 | }, { |
96 | .name = "imx28-fec", | |
3d125f9c | 97 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_SWAP_FRAME | |
18803495 | 98 | FEC_QUIRK_SINGLE_MDIO | FEC_QUIRK_HAS_RACC, |
230dec61 SG |
99 | }, { |
100 | .name = "imx6q-fec", | |
ff43da86 | 101 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_HAS_GBIT | |
cdffcf1b | 102 | FEC_QUIRK_HAS_BUFDESC_EX | FEC_QUIRK_HAS_CSUM | |
18803495 GU |
103 | FEC_QUIRK_HAS_VLAN | FEC_QUIRK_ERR006358 | |
104 | FEC_QUIRK_HAS_RACC, | |
ca7c4a45 | 105 | }, { |
36803542 | 106 | .name = "mvf600-fec", |
18803495 | 107 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_HAS_RACC, |
95a77470 FD |
108 | }, { |
109 | .name = "imx6sx-fec", | |
110 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_HAS_GBIT | | |
111 | FEC_QUIRK_HAS_BUFDESC_EX | FEC_QUIRK_HAS_CSUM | | |
f88c7ede | 112 | FEC_QUIRK_HAS_VLAN | FEC_QUIRK_HAS_AVB | |
18803495 GU |
113 | FEC_QUIRK_ERR007885 | FEC_QUIRK_BUG_CAPTURE | |
114 | FEC_QUIRK_HAS_RACC, | |
0ca1e290 SG |
115 | }, { |
116 | /* sentinel */ | |
117 | } | |
b5680e0b | 118 | }; |
0ca1e290 | 119 | MODULE_DEVICE_TABLE(platform, fec_devtype); |
b5680e0b | 120 | |
ca2cc333 | 121 | enum imx_fec_type { |
a7dd3219 | 122 | IMX25_FEC = 1, /* runs on i.mx25/50/53 */ |
ca2cc333 SG |
123 | IMX27_FEC, /* runs on i.mx27/35/51 */ |
124 | IMX28_FEC, | |
230dec61 | 125 | IMX6Q_FEC, |
36803542 | 126 | MVF600_FEC, |
ba593e00 | 127 | IMX6SX_FEC, |
ca2cc333 SG |
128 | }; |
129 | ||
130 | static const struct of_device_id fec_dt_ids[] = { | |
131 | { .compatible = "fsl,imx25-fec", .data = &fec_devtype[IMX25_FEC], }, | |
132 | { .compatible = "fsl,imx27-fec", .data = &fec_devtype[IMX27_FEC], }, | |
133 | { .compatible = "fsl,imx28-fec", .data = &fec_devtype[IMX28_FEC], }, | |
230dec61 | 134 | { .compatible = "fsl,imx6q-fec", .data = &fec_devtype[IMX6Q_FEC], }, |
36803542 | 135 | { .compatible = "fsl,mvf600-fec", .data = &fec_devtype[MVF600_FEC], }, |
ba593e00 | 136 | { .compatible = "fsl,imx6sx-fec", .data = &fec_devtype[IMX6SX_FEC], }, |
ca2cc333 SG |
137 | { /* sentinel */ } |
138 | }; | |
139 | MODULE_DEVICE_TABLE(of, fec_dt_ids); | |
140 | ||
49da97dc SG |
141 | static unsigned char macaddr[ETH_ALEN]; |
142 | module_param_array(macaddr, byte, NULL, 0); | |
143 | MODULE_PARM_DESC(macaddr, "FEC Ethernet MAC address"); | |
1da177e4 | 144 | |
49da97dc | 145 | #if defined(CONFIG_M5272) |
1da177e4 LT |
146 | /* |
147 | * Some hardware gets it MAC address out of local flash memory. | |
148 | * if this is non-zero then assume it is the address to get MAC from. | |
149 | */ | |
150 | #if defined(CONFIG_NETtel) | |
151 | #define FEC_FLASHMAC 0xf0006006 | |
152 | #elif defined(CONFIG_GILBARCONAP) || defined(CONFIG_SCALES) | |
153 | #define FEC_FLASHMAC 0xf0006000 | |
1da177e4 LT |
154 | #elif defined(CONFIG_CANCam) |
155 | #define FEC_FLASHMAC 0xf0020000 | |
7dd6a2aa GU |
156 | #elif defined (CONFIG_M5272C3) |
157 | #define FEC_FLASHMAC (0xffe04000 + 4) | |
158 | #elif defined(CONFIG_MOD5272) | |
a7dd3219 | 159 | #define FEC_FLASHMAC 0xffc0406b |
1da177e4 LT |
160 | #else |
161 | #define FEC_FLASHMAC 0 | |
162 | #endif | |
43be6366 | 163 | #endif /* CONFIG_M5272 */ |
ead73183 | 164 | |
cdffcf1b | 165 | /* The FEC stores dest/src/type/vlan, data, and checksum for receive packets. |
1da177e4 | 166 | */ |
cdffcf1b | 167 | #define PKT_MAXBUF_SIZE 1522 |
1da177e4 | 168 | #define PKT_MINBUF_SIZE 64 |
cdffcf1b | 169 | #define PKT_MAXBLR_SIZE 1536 |
1da177e4 | 170 | |
4c09eed9 JB |
171 | /* FEC receive acceleration */ |
172 | #define FEC_RACC_IPDIS (1 << 1) | |
173 | #define FEC_RACC_PRODIS (1 << 2) | |
174 | #define FEC_RACC_OPTIONS (FEC_RACC_IPDIS | FEC_RACC_PRODIS) | |
175 | ||
1da177e4 | 176 | /* |
6b265293 | 177 | * The 5270/5271/5280/5282/532x RX control register also contains maximum frame |
1da177e4 LT |
178 | * size bits. Other FEC hardware does not, so we need to take that into |
179 | * account when setting it. | |
180 | */ | |
562d2f8c | 181 | #if defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x) || \ |
085e79ed | 182 | defined(CONFIG_M520x) || defined(CONFIG_M532x) || defined(CONFIG_ARM) |
1da177e4 LT |
183 | #define OPT_FRAME_SIZE (PKT_MAXBUF_SIZE << 16) |
184 | #else | |
185 | #define OPT_FRAME_SIZE 0 | |
186 | #endif | |
187 | ||
e6b043d5 BW |
188 | /* FEC MII MMFR bits definition */ |
189 | #define FEC_MMFR_ST (1 << 30) | |
190 | #define FEC_MMFR_OP_READ (2 << 28) | |
191 | #define FEC_MMFR_OP_WRITE (1 << 28) | |
192 | #define FEC_MMFR_PA(v) ((v & 0x1f) << 23) | |
193 | #define FEC_MMFR_RA(v) ((v & 0x1f) << 18) | |
194 | #define FEC_MMFR_TA (2 << 16) | |
195 | #define FEC_MMFR_DATA(v) (v & 0xffff) | |
de40ed31 NA |
196 | /* FEC ECR bits definition */ |
197 | #define FEC_ECR_MAGICEN (1 << 2) | |
198 | #define FEC_ECR_SLEEP (1 << 3) | |
1da177e4 | 199 | |
c3b084c2 | 200 | #define FEC_MII_TIMEOUT 30000 /* us */ |
1da177e4 | 201 | |
22f6b860 SH |
202 | /* Transmitter timeout */ |
203 | #define TX_TIMEOUT (2 * HZ) | |
1da177e4 | 204 | |
baa70a5c FL |
205 | #define FEC_PAUSE_FLAG_AUTONEG 0x1 |
206 | #define FEC_PAUSE_FLAG_ENABLE 0x2 | |
de40ed31 NA |
207 | #define FEC_WOL_HAS_MAGIC_PACKET (0x1 << 0) |
208 | #define FEC_WOL_FLAG_ENABLE (0x1 << 1) | |
209 | #define FEC_WOL_FLAG_SLEEP_ON (0x1 << 2) | |
baa70a5c | 210 | |
1b7bde6d NA |
211 | #define COPYBREAK_DEFAULT 256 |
212 | ||
79f33912 NA |
213 | #define TSO_HEADER_SIZE 128 |
214 | /* Max number of allowed TCP segments for software TSO */ | |
215 | #define FEC_MAX_TSO_SEGS 100 | |
216 | #define FEC_MAX_SKB_DESCS (FEC_MAX_TSO_SEGS * 2 + MAX_SKB_FRAGS) | |
217 | ||
218 | #define IS_TSO_HEADER(txq, addr) \ | |
219 | ((addr >= txq->tso_hdrs_dma) && \ | |
7355f276 | 220 | (addr < txq->tso_hdrs_dma + txq->bd.ring_size * TSO_HEADER_SIZE)) |
79f33912 | 221 | |
e163cc97 LW |
222 | static int mii_cnt; |
223 | ||
7355f276 TK |
224 | static struct bufdesc *fec_enet_get_nextdesc(struct bufdesc *bdp, |
225 | struct bufdesc_prop *bd) | |
226 | { | |
227 | return (bdp >= bd->last) ? bd->base | |
228 | : (struct bufdesc *)(((unsigned)bdp) + bd->dsize); | |
229 | } | |
36e24e2e | 230 | |
7355f276 TK |
231 | static struct bufdesc *fec_enet_get_prevdesc(struct bufdesc *bdp, |
232 | struct bufdesc_prop *bd) | |
233 | { | |
234 | return (bdp <= bd->base) ? bd->last | |
235 | : (struct bufdesc *)(((unsigned)bdp) - bd->dsize); | |
ff43da86 FL |
236 | } |
237 | ||
7355f276 TK |
238 | static int fec_enet_get_bd_index(struct bufdesc *bdp, |
239 | struct bufdesc_prop *bd) | |
61a4427b | 240 | { |
7355f276 | 241 | return ((const char *)bdp - (const char *)bd->base) >> bd->dsize_log2; |
61a4427b NA |
242 | } |
243 | ||
7355f276 | 244 | static int fec_enet_get_free_txdesc_num(struct fec_enet_priv_tx_q *txq) |
6e909283 NA |
245 | { |
246 | int entries; | |
247 | ||
7355f276 TK |
248 | entries = (((const char *)txq->dirty_tx - |
249 | (const char *)txq->bd.cur) >> txq->bd.dsize_log2) - 1; | |
6e909283 | 250 | |
7355f276 | 251 | return entries >= 0 ? entries : entries + txq->bd.ring_size; |
6e909283 NA |
252 | } |
253 | ||
c20e599b | 254 | static void swap_buffer(void *bufaddr, int len) |
b5680e0b SG |
255 | { |
256 | int i; | |
257 | unsigned int *buf = bufaddr; | |
258 | ||
7b487d07 | 259 | for (i = 0; i < len; i += 4, buf++) |
e453789a | 260 | swab32s(buf); |
b5680e0b SG |
261 | } |
262 | ||
1310b544 LW |
263 | static void swap_buffer2(void *dst_buf, void *src_buf, int len) |
264 | { | |
265 | int i; | |
266 | unsigned int *src = src_buf; | |
267 | unsigned int *dst = dst_buf; | |
268 | ||
269 | for (i = 0; i < len; i += 4, src++, dst++) | |
270 | *dst = swab32p(src); | |
271 | } | |
272 | ||
344756f6 RK |
273 | static void fec_dump(struct net_device *ndev) |
274 | { | |
275 | struct fec_enet_private *fep = netdev_priv(ndev); | |
4d494cdc FD |
276 | struct bufdesc *bdp; |
277 | struct fec_enet_priv_tx_q *txq; | |
278 | int index = 0; | |
344756f6 RK |
279 | |
280 | netdev_info(ndev, "TX ring dump\n"); | |
281 | pr_info("Nr SC addr len SKB\n"); | |
282 | ||
4d494cdc | 283 | txq = fep->tx_queue[0]; |
7355f276 | 284 | bdp = txq->bd.base; |
4d494cdc | 285 | |
344756f6 | 286 | do { |
5cfa3039 | 287 | pr_info("%3u %c%c 0x%04x 0x%08x %4u %p\n", |
344756f6 | 288 | index, |
7355f276 | 289 | bdp == txq->bd.cur ? 'S' : ' ', |
4d494cdc | 290 | bdp == txq->dirty_tx ? 'H' : ' ', |
5cfa3039 JB |
291 | fec16_to_cpu(bdp->cbd_sc), |
292 | fec32_to_cpu(bdp->cbd_bufaddr), | |
293 | fec16_to_cpu(bdp->cbd_datlen), | |
4d494cdc | 294 | txq->tx_skbuff[index]); |
7355f276 | 295 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
344756f6 | 296 | index++; |
7355f276 | 297 | } while (bdp != txq->bd.base); |
344756f6 RK |
298 | } |
299 | ||
62a02c98 FD |
300 | static inline bool is_ipv4_pkt(struct sk_buff *skb) |
301 | { | |
302 | return skb->protocol == htons(ETH_P_IP) && ip_hdr(skb)->version == 4; | |
303 | } | |
304 | ||
4c09eed9 JB |
305 | static int |
306 | fec_enet_clear_csum(struct sk_buff *skb, struct net_device *ndev) | |
307 | { | |
308 | /* Only run for packets requiring a checksum. */ | |
309 | if (skb->ip_summed != CHECKSUM_PARTIAL) | |
310 | return 0; | |
311 | ||
312 | if (unlikely(skb_cow_head(skb, 0))) | |
313 | return -1; | |
314 | ||
62a02c98 FD |
315 | if (is_ipv4_pkt(skb)) |
316 | ip_hdr(skb)->check = 0; | |
4c09eed9 JB |
317 | *(__sum16 *)(skb->head + skb->csum_start + skb->csum_offset) = 0; |
318 | ||
319 | return 0; | |
320 | } | |
321 | ||
c4bc44c6 | 322 | static struct bufdesc * |
4d494cdc FD |
323 | fec_enet_txq_submit_frag_skb(struct fec_enet_priv_tx_q *txq, |
324 | struct sk_buff *skb, | |
325 | struct net_device *ndev) | |
1da177e4 | 326 | { |
c556167f | 327 | struct fec_enet_private *fep = netdev_priv(ndev); |
7355f276 | 328 | struct bufdesc *bdp = txq->bd.cur; |
6e909283 NA |
329 | struct bufdesc_ex *ebdp; |
330 | int nr_frags = skb_shinfo(skb)->nr_frags; | |
331 | int frag, frag_len; | |
332 | unsigned short status; | |
333 | unsigned int estatus = 0; | |
334 | skb_frag_t *this_frag; | |
de5fb0a0 | 335 | unsigned int index; |
6e909283 | 336 | void *bufaddr; |
d6bf3143 | 337 | dma_addr_t addr; |
6e909283 | 338 | int i; |
1da177e4 | 339 | |
6e909283 NA |
340 | for (frag = 0; frag < nr_frags; frag++) { |
341 | this_frag = &skb_shinfo(skb)->frags[frag]; | |
7355f276 | 342 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
6e909283 NA |
343 | ebdp = (struct bufdesc_ex *)bdp; |
344 | ||
5cfa3039 | 345 | status = fec16_to_cpu(bdp->cbd_sc); |
6e909283 NA |
346 | status &= ~BD_ENET_TX_STATS; |
347 | status |= (BD_ENET_TX_TC | BD_ENET_TX_READY); | |
348 | frag_len = skb_shinfo(skb)->frags[frag].size; | |
349 | ||
350 | /* Handle the last BD specially */ | |
351 | if (frag == nr_frags - 1) { | |
352 | status |= (BD_ENET_TX_INTR | BD_ENET_TX_LAST); | |
353 | if (fep->bufdesc_ex) { | |
354 | estatus |= BD_ENET_TX_INT; | |
355 | if (unlikely(skb_shinfo(skb)->tx_flags & | |
356 | SKBTX_HW_TSTAMP && fep->hwts_tx_en)) | |
357 | estatus |= BD_ENET_TX_TS; | |
358 | } | |
359 | } | |
360 | ||
361 | if (fep->bufdesc_ex) { | |
6b7e4008 | 362 | if (fep->quirks & FEC_QUIRK_HAS_AVB) |
53bb20d1 | 363 | estatus |= FEC_TX_BD_FTYPE(txq->bd.qid); |
6e909283 NA |
364 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
365 | estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS; | |
366 | ebdp->cbd_bdu = 0; | |
5cfa3039 | 367 | ebdp->cbd_esc = cpu_to_fec32(estatus); |
6e909283 NA |
368 | } |
369 | ||
370 | bufaddr = page_address(this_frag->page.p) + this_frag->page_offset; | |
371 | ||
7355f276 | 372 | index = fec_enet_get_bd_index(bdp, &txq->bd); |
41ef84ce | 373 | if (((unsigned long) bufaddr) & fep->tx_align || |
6b7e4008 | 374 | fep->quirks & FEC_QUIRK_SWAP_FRAME) { |
4d494cdc FD |
375 | memcpy(txq->tx_bounce[index], bufaddr, frag_len); |
376 | bufaddr = txq->tx_bounce[index]; | |
6e909283 | 377 | |
6b7e4008 | 378 | if (fep->quirks & FEC_QUIRK_SWAP_FRAME) |
6e909283 NA |
379 | swap_buffer(bufaddr, frag_len); |
380 | } | |
381 | ||
d6bf3143 RK |
382 | addr = dma_map_single(&fep->pdev->dev, bufaddr, frag_len, |
383 | DMA_TO_DEVICE); | |
384 | if (dma_mapping_error(&fep->pdev->dev, addr)) { | |
6e909283 NA |
385 | dev_kfree_skb_any(skb); |
386 | if (net_ratelimit()) | |
387 | netdev_err(ndev, "Tx DMA memory map failed\n"); | |
388 | goto dma_mapping_error; | |
389 | } | |
390 | ||
5cfa3039 JB |
391 | bdp->cbd_bufaddr = cpu_to_fec32(addr); |
392 | bdp->cbd_datlen = cpu_to_fec16(frag_len); | |
393 | bdp->cbd_sc = cpu_to_fec16(status); | |
6e909283 NA |
394 | } |
395 | ||
c4bc44c6 | 396 | return bdp; |
6e909283 | 397 | dma_mapping_error: |
7355f276 | 398 | bdp = txq->bd.cur; |
6e909283 | 399 | for (i = 0; i < frag; i++) { |
7355f276 | 400 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
5cfa3039 JB |
401 | dma_unmap_single(&fep->pdev->dev, fec32_to_cpu(bdp->cbd_bufaddr), |
402 | fec16_to_cpu(bdp->cbd_datlen), DMA_TO_DEVICE); | |
6e909283 | 403 | } |
c4bc44c6 | 404 | return ERR_PTR(-ENOMEM); |
6e909283 | 405 | } |
1da177e4 | 406 | |
4d494cdc FD |
407 | static int fec_enet_txq_submit_skb(struct fec_enet_priv_tx_q *txq, |
408 | struct sk_buff *skb, struct net_device *ndev) | |
6e909283 NA |
409 | { |
410 | struct fec_enet_private *fep = netdev_priv(ndev); | |
6e909283 NA |
411 | int nr_frags = skb_shinfo(skb)->nr_frags; |
412 | struct bufdesc *bdp, *last_bdp; | |
413 | void *bufaddr; | |
d6bf3143 | 414 | dma_addr_t addr; |
6e909283 NA |
415 | unsigned short status; |
416 | unsigned short buflen; | |
417 | unsigned int estatus = 0; | |
418 | unsigned int index; | |
79f33912 | 419 | int entries_free; |
22f6b860 | 420 | |
7355f276 | 421 | entries_free = fec_enet_get_free_txdesc_num(txq); |
79f33912 NA |
422 | if (entries_free < MAX_SKB_FRAGS + 1) { |
423 | dev_kfree_skb_any(skb); | |
424 | if (net_ratelimit()) | |
425 | netdev_err(ndev, "NOT enough BD for SG!\n"); | |
426 | return NETDEV_TX_OK; | |
427 | } | |
428 | ||
4c09eed9 JB |
429 | /* Protocol checksum off-load for TCP and UDP. */ |
430 | if (fec_enet_clear_csum(skb, ndev)) { | |
8e7e6874 | 431 | dev_kfree_skb_any(skb); |
4c09eed9 JB |
432 | return NETDEV_TX_OK; |
433 | } | |
434 | ||
6e909283 | 435 | /* Fill in a Tx ring entry */ |
7355f276 | 436 | bdp = txq->bd.cur; |
c4bc44c6 | 437 | last_bdp = bdp; |
5cfa3039 | 438 | status = fec16_to_cpu(bdp->cbd_sc); |
0e702ab3 | 439 | status &= ~BD_ENET_TX_STATS; |
1da177e4 | 440 | |
22f6b860 | 441 | /* Set buffer length and buffer pointer */ |
9555b31e | 442 | bufaddr = skb->data; |
6e909283 | 443 | buflen = skb_headlen(skb); |
1da177e4 | 444 | |
7355f276 | 445 | index = fec_enet_get_bd_index(bdp, &txq->bd); |
41ef84ce | 446 | if (((unsigned long) bufaddr) & fep->tx_align || |
6b7e4008 | 447 | fep->quirks & FEC_QUIRK_SWAP_FRAME) { |
4d494cdc FD |
448 | memcpy(txq->tx_bounce[index], skb->data, buflen); |
449 | bufaddr = txq->tx_bounce[index]; | |
1da177e4 | 450 | |
6b7e4008 | 451 | if (fep->quirks & FEC_QUIRK_SWAP_FRAME) |
6e909283 NA |
452 | swap_buffer(bufaddr, buflen); |
453 | } | |
6aa20a22 | 454 | |
d6bf3143 RK |
455 | /* Push the data cache so the CPM does not get stale memory data. */ |
456 | addr = dma_map_single(&fep->pdev->dev, bufaddr, buflen, DMA_TO_DEVICE); | |
457 | if (dma_mapping_error(&fep->pdev->dev, addr)) { | |
d842a31f DFB |
458 | dev_kfree_skb_any(skb); |
459 | if (net_ratelimit()) | |
460 | netdev_err(ndev, "Tx DMA memory map failed\n"); | |
461 | return NETDEV_TX_OK; | |
462 | } | |
1da177e4 | 463 | |
6e909283 | 464 | if (nr_frags) { |
c4bc44c6 KH |
465 | last_bdp = fec_enet_txq_submit_frag_skb(txq, skb, ndev); |
466 | if (IS_ERR(last_bdp)) | |
467 | return NETDEV_TX_OK; | |
6e909283 NA |
468 | } else { |
469 | status |= (BD_ENET_TX_INTR | BD_ENET_TX_LAST); | |
470 | if (fep->bufdesc_ex) { | |
471 | estatus = BD_ENET_TX_INT; | |
472 | if (unlikely(skb_shinfo(skb)->tx_flags & | |
473 | SKBTX_HW_TSTAMP && fep->hwts_tx_en)) | |
474 | estatus |= BD_ENET_TX_TS; | |
475 | } | |
476 | } | |
477 | ||
ff43da86 FL |
478 | if (fep->bufdesc_ex) { |
479 | ||
480 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; | |
6e909283 | 481 | |
ff43da86 | 482 | if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP && |
6e909283 | 483 | fep->hwts_tx_en)) |
6605b730 | 484 | skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS; |
4c09eed9 | 485 | |
6b7e4008 | 486 | if (fep->quirks & FEC_QUIRK_HAS_AVB) |
53bb20d1 | 487 | estatus |= FEC_TX_BD_FTYPE(txq->bd.qid); |
befe8213 | 488 | |
6e909283 NA |
489 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
490 | estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS; | |
491 | ||
492 | ebdp->cbd_bdu = 0; | |
5cfa3039 | 493 | ebdp->cbd_esc = cpu_to_fec32(estatus); |
6605b730 | 494 | } |
03191656 | 495 | |
7355f276 | 496 | index = fec_enet_get_bd_index(last_bdp, &txq->bd); |
6e909283 | 497 | /* Save skb pointer */ |
4d494cdc | 498 | txq->tx_skbuff[index] = skb; |
6e909283 | 499 | |
5cfa3039 JB |
500 | bdp->cbd_datlen = cpu_to_fec16(buflen); |
501 | bdp->cbd_bufaddr = cpu_to_fec32(addr); | |
6e909283 | 502 | |
fb8ef788 DFB |
503 | /* Send it on its way. Tell FEC it's ready, interrupt when done, |
504 | * it's the last BD of the frame, and to put the CRC on the end. | |
505 | */ | |
6e909283 | 506 | status |= (BD_ENET_TX_READY | BD_ENET_TX_TC); |
5cfa3039 | 507 | bdp->cbd_sc = cpu_to_fec16(status); |
fb8ef788 | 508 | |
22f6b860 | 509 | /* If this was the last BD in the ring, start at the beginning again. */ |
7355f276 | 510 | bdp = fec_enet_get_nextdesc(last_bdp, &txq->bd); |
1da177e4 | 511 | |
7a2a8451 ED |
512 | skb_tx_timestamp(skb); |
513 | ||
c4bc44c6 | 514 | /* Make sure the update to bdp and tx_skbuff are performed before |
7355f276 | 515 | * txq->bd.cur. |
c4bc44c6 KH |
516 | */ |
517 | wmb(); | |
7355f276 | 518 | txq->bd.cur = bdp; |
de5fb0a0 | 519 | |
de5fb0a0 | 520 | /* Trigger transmission start */ |
53bb20d1 | 521 | writel(0, txq->bd.reg_desc_active); |
1da177e4 | 522 | |
6e909283 | 523 | return 0; |
1da177e4 LT |
524 | } |
525 | ||
79f33912 | 526 | static int |
4d494cdc FD |
527 | fec_enet_txq_put_data_tso(struct fec_enet_priv_tx_q *txq, struct sk_buff *skb, |
528 | struct net_device *ndev, | |
529 | struct bufdesc *bdp, int index, char *data, | |
530 | int size, bool last_tcp, bool is_last) | |
61a4427b NA |
531 | { |
532 | struct fec_enet_private *fep = netdev_priv(ndev); | |
61cd2ebb | 533 | struct bufdesc_ex *ebdp = container_of(bdp, struct bufdesc_ex, desc); |
79f33912 NA |
534 | unsigned short status; |
535 | unsigned int estatus = 0; | |
d6bf3143 | 536 | dma_addr_t addr; |
61a4427b | 537 | |
5cfa3039 | 538 | status = fec16_to_cpu(bdp->cbd_sc); |
79f33912 | 539 | status &= ~BD_ENET_TX_STATS; |
61a4427b | 540 | |
79f33912 | 541 | status |= (BD_ENET_TX_TC | BD_ENET_TX_READY); |
79f33912 | 542 | |
41ef84ce | 543 | if (((unsigned long) data) & fep->tx_align || |
6b7e4008 | 544 | fep->quirks & FEC_QUIRK_SWAP_FRAME) { |
4d494cdc FD |
545 | memcpy(txq->tx_bounce[index], data, size); |
546 | data = txq->tx_bounce[index]; | |
79f33912 | 547 | |
6b7e4008 | 548 | if (fep->quirks & FEC_QUIRK_SWAP_FRAME) |
79f33912 NA |
549 | swap_buffer(data, size); |
550 | } | |
551 | ||
d6bf3143 RK |
552 | addr = dma_map_single(&fep->pdev->dev, data, size, DMA_TO_DEVICE); |
553 | if (dma_mapping_error(&fep->pdev->dev, addr)) { | |
79f33912 | 554 | dev_kfree_skb_any(skb); |
6e909283 | 555 | if (net_ratelimit()) |
79f33912 | 556 | netdev_err(ndev, "Tx DMA memory map failed\n"); |
61a4427b NA |
557 | return NETDEV_TX_BUSY; |
558 | } | |
559 | ||
5cfa3039 JB |
560 | bdp->cbd_datlen = cpu_to_fec16(size); |
561 | bdp->cbd_bufaddr = cpu_to_fec32(addr); | |
d6bf3143 | 562 | |
79f33912 | 563 | if (fep->bufdesc_ex) { |
6b7e4008 | 564 | if (fep->quirks & FEC_QUIRK_HAS_AVB) |
53bb20d1 | 565 | estatus |= FEC_TX_BD_FTYPE(txq->bd.qid); |
79f33912 NA |
566 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
567 | estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS; | |
568 | ebdp->cbd_bdu = 0; | |
5cfa3039 | 569 | ebdp->cbd_esc = cpu_to_fec32(estatus); |
79f33912 NA |
570 | } |
571 | ||
572 | /* Handle the last BD specially */ | |
573 | if (last_tcp) | |
574 | status |= (BD_ENET_TX_LAST | BD_ENET_TX_TC); | |
575 | if (is_last) { | |
576 | status |= BD_ENET_TX_INTR; | |
577 | if (fep->bufdesc_ex) | |
5cfa3039 | 578 | ebdp->cbd_esc |= cpu_to_fec32(BD_ENET_TX_INT); |
79f33912 NA |
579 | } |
580 | ||
5cfa3039 | 581 | bdp->cbd_sc = cpu_to_fec16(status); |
79f33912 NA |
582 | |
583 | return 0; | |
584 | } | |
585 | ||
586 | static int | |
4d494cdc FD |
587 | fec_enet_txq_put_hdr_tso(struct fec_enet_priv_tx_q *txq, |
588 | struct sk_buff *skb, struct net_device *ndev, | |
589 | struct bufdesc *bdp, int index) | |
79f33912 NA |
590 | { |
591 | struct fec_enet_private *fep = netdev_priv(ndev); | |
79f33912 | 592 | int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb); |
61cd2ebb | 593 | struct bufdesc_ex *ebdp = container_of(bdp, struct bufdesc_ex, desc); |
79f33912 NA |
594 | void *bufaddr; |
595 | unsigned long dmabuf; | |
596 | unsigned short status; | |
597 | unsigned int estatus = 0; | |
598 | ||
5cfa3039 | 599 | status = fec16_to_cpu(bdp->cbd_sc); |
79f33912 NA |
600 | status &= ~BD_ENET_TX_STATS; |
601 | status |= (BD_ENET_TX_TC | BD_ENET_TX_READY); | |
602 | ||
4d494cdc FD |
603 | bufaddr = txq->tso_hdrs + index * TSO_HEADER_SIZE; |
604 | dmabuf = txq->tso_hdrs_dma + index * TSO_HEADER_SIZE; | |
41ef84ce | 605 | if (((unsigned long)bufaddr) & fep->tx_align || |
6b7e4008 | 606 | fep->quirks & FEC_QUIRK_SWAP_FRAME) { |
4d494cdc FD |
607 | memcpy(txq->tx_bounce[index], skb->data, hdr_len); |
608 | bufaddr = txq->tx_bounce[index]; | |
79f33912 | 609 | |
6b7e4008 | 610 | if (fep->quirks & FEC_QUIRK_SWAP_FRAME) |
79f33912 NA |
611 | swap_buffer(bufaddr, hdr_len); |
612 | ||
613 | dmabuf = dma_map_single(&fep->pdev->dev, bufaddr, | |
614 | hdr_len, DMA_TO_DEVICE); | |
615 | if (dma_mapping_error(&fep->pdev->dev, dmabuf)) { | |
616 | dev_kfree_skb_any(skb); | |
617 | if (net_ratelimit()) | |
618 | netdev_err(ndev, "Tx DMA memory map failed\n"); | |
619 | return NETDEV_TX_BUSY; | |
620 | } | |
621 | } | |
622 | ||
5cfa3039 JB |
623 | bdp->cbd_bufaddr = cpu_to_fec32(dmabuf); |
624 | bdp->cbd_datlen = cpu_to_fec16(hdr_len); | |
79f33912 NA |
625 | |
626 | if (fep->bufdesc_ex) { | |
6b7e4008 | 627 | if (fep->quirks & FEC_QUIRK_HAS_AVB) |
53bb20d1 | 628 | estatus |= FEC_TX_BD_FTYPE(txq->bd.qid); |
79f33912 NA |
629 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
630 | estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS; | |
631 | ebdp->cbd_bdu = 0; | |
5cfa3039 | 632 | ebdp->cbd_esc = cpu_to_fec32(estatus); |
79f33912 NA |
633 | } |
634 | ||
5cfa3039 | 635 | bdp->cbd_sc = cpu_to_fec16(status); |
79f33912 NA |
636 | |
637 | return 0; | |
638 | } | |
639 | ||
4d494cdc FD |
640 | static int fec_enet_txq_submit_tso(struct fec_enet_priv_tx_q *txq, |
641 | struct sk_buff *skb, | |
642 | struct net_device *ndev) | |
79f33912 NA |
643 | { |
644 | struct fec_enet_private *fep = netdev_priv(ndev); | |
645 | int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb); | |
646 | int total_len, data_left; | |
7355f276 | 647 | struct bufdesc *bdp = txq->bd.cur; |
79f33912 NA |
648 | struct tso_t tso; |
649 | unsigned int index = 0; | |
650 | int ret; | |
651 | ||
7355f276 | 652 | if (tso_count_descs(skb) >= fec_enet_get_free_txdesc_num(txq)) { |
79f33912 NA |
653 | dev_kfree_skb_any(skb); |
654 | if (net_ratelimit()) | |
655 | netdev_err(ndev, "NOT enough BD for TSO!\n"); | |
656 | return NETDEV_TX_OK; | |
657 | } | |
658 | ||
659 | /* Protocol checksum off-load for TCP and UDP. */ | |
660 | if (fec_enet_clear_csum(skb, ndev)) { | |
661 | dev_kfree_skb_any(skb); | |
662 | return NETDEV_TX_OK; | |
663 | } | |
664 | ||
665 | /* Initialize the TSO handler, and prepare the first payload */ | |
666 | tso_start(skb, &tso); | |
667 | ||
668 | total_len = skb->len - hdr_len; | |
669 | while (total_len > 0) { | |
670 | char *hdr; | |
671 | ||
7355f276 | 672 | index = fec_enet_get_bd_index(bdp, &txq->bd); |
79f33912 NA |
673 | data_left = min_t(int, skb_shinfo(skb)->gso_size, total_len); |
674 | total_len -= data_left; | |
675 | ||
676 | /* prepare packet headers: MAC + IP + TCP */ | |
4d494cdc | 677 | hdr = txq->tso_hdrs + index * TSO_HEADER_SIZE; |
79f33912 | 678 | tso_build_hdr(skb, hdr, &tso, data_left, total_len == 0); |
4d494cdc | 679 | ret = fec_enet_txq_put_hdr_tso(txq, skb, ndev, bdp, index); |
79f33912 NA |
680 | if (ret) |
681 | goto err_release; | |
682 | ||
683 | while (data_left > 0) { | |
684 | int size; | |
685 | ||
686 | size = min_t(int, tso.size, data_left); | |
7355f276 TK |
687 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
688 | index = fec_enet_get_bd_index(bdp, &txq->bd); | |
4d494cdc FD |
689 | ret = fec_enet_txq_put_data_tso(txq, skb, ndev, |
690 | bdp, index, | |
691 | tso.data, size, | |
692 | size == data_left, | |
79f33912 NA |
693 | total_len == 0); |
694 | if (ret) | |
695 | goto err_release; | |
696 | ||
697 | data_left -= size; | |
698 | tso_build_data(skb, &tso, size); | |
699 | } | |
700 | ||
7355f276 | 701 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
79f33912 NA |
702 | } |
703 | ||
704 | /* Save skb pointer */ | |
4d494cdc | 705 | txq->tx_skbuff[index] = skb; |
79f33912 | 706 | |
79f33912 | 707 | skb_tx_timestamp(skb); |
7355f276 | 708 | txq->bd.cur = bdp; |
79f33912 NA |
709 | |
710 | /* Trigger transmission start */ | |
6b7e4008 | 711 | if (!(fep->quirks & FEC_QUIRK_ERR007885) || |
53bb20d1 TK |
712 | !readl(txq->bd.reg_desc_active) || |
713 | !readl(txq->bd.reg_desc_active) || | |
714 | !readl(txq->bd.reg_desc_active) || | |
715 | !readl(txq->bd.reg_desc_active)) | |
716 | writel(0, txq->bd.reg_desc_active); | |
79f33912 NA |
717 | |
718 | return 0; | |
719 | ||
720 | err_release: | |
721 | /* TODO: Release all used data descriptors for TSO */ | |
722 | return ret; | |
723 | } | |
724 | ||
725 | static netdev_tx_t | |
726 | fec_enet_start_xmit(struct sk_buff *skb, struct net_device *ndev) | |
727 | { | |
728 | struct fec_enet_private *fep = netdev_priv(ndev); | |
729 | int entries_free; | |
4d494cdc FD |
730 | unsigned short queue; |
731 | struct fec_enet_priv_tx_q *txq; | |
732 | struct netdev_queue *nq; | |
79f33912 NA |
733 | int ret; |
734 | ||
4d494cdc FD |
735 | queue = skb_get_queue_mapping(skb); |
736 | txq = fep->tx_queue[queue]; | |
737 | nq = netdev_get_tx_queue(ndev, queue); | |
738 | ||
79f33912 | 739 | if (skb_is_gso(skb)) |
4d494cdc | 740 | ret = fec_enet_txq_submit_tso(txq, skb, ndev); |
79f33912 | 741 | else |
4d494cdc | 742 | ret = fec_enet_txq_submit_skb(txq, skb, ndev); |
6e909283 NA |
743 | if (ret) |
744 | return ret; | |
61a4427b | 745 | |
7355f276 | 746 | entries_free = fec_enet_get_free_txdesc_num(txq); |
4d494cdc FD |
747 | if (entries_free <= txq->tx_stop_threshold) |
748 | netif_tx_stop_queue(nq); | |
61a4427b NA |
749 | |
750 | return NETDEV_TX_OK; | |
751 | } | |
752 | ||
14109a59 FL |
753 | /* Init RX & TX buffer descriptors |
754 | */ | |
755 | static void fec_enet_bd_init(struct net_device *dev) | |
756 | { | |
757 | struct fec_enet_private *fep = netdev_priv(dev); | |
4d494cdc FD |
758 | struct fec_enet_priv_tx_q *txq; |
759 | struct fec_enet_priv_rx_q *rxq; | |
14109a59 FL |
760 | struct bufdesc *bdp; |
761 | unsigned int i; | |
59d0f746 | 762 | unsigned int q; |
14109a59 | 763 | |
59d0f746 FL |
764 | for (q = 0; q < fep->num_rx_queues; q++) { |
765 | /* Initialize the receive buffer descriptors. */ | |
766 | rxq = fep->rx_queue[q]; | |
7355f276 | 767 | bdp = rxq->bd.base; |
4d494cdc | 768 | |
7355f276 | 769 | for (i = 0; i < rxq->bd.ring_size; i++) { |
14109a59 | 770 | |
59d0f746 FL |
771 | /* Initialize the BD for every fragment in the page. */ |
772 | if (bdp->cbd_bufaddr) | |
5cfa3039 | 773 | bdp->cbd_sc = cpu_to_fec16(BD_ENET_RX_EMPTY); |
59d0f746 | 774 | else |
5cfa3039 | 775 | bdp->cbd_sc = cpu_to_fec16(0); |
7355f276 | 776 | bdp = fec_enet_get_nextdesc(bdp, &rxq->bd); |
59d0f746 FL |
777 | } |
778 | ||
779 | /* Set the last buffer to wrap */ | |
7355f276 | 780 | bdp = fec_enet_get_prevdesc(bdp, &rxq->bd); |
5cfa3039 | 781 | bdp->cbd_sc |= cpu_to_fec16(BD_SC_WRAP); |
59d0f746 | 782 | |
7355f276 | 783 | rxq->bd.cur = rxq->bd.base; |
59d0f746 FL |
784 | } |
785 | ||
786 | for (q = 0; q < fep->num_tx_queues; q++) { | |
787 | /* ...and the same for transmit */ | |
788 | txq = fep->tx_queue[q]; | |
7355f276 TK |
789 | bdp = txq->bd.base; |
790 | txq->bd.cur = bdp; | |
59d0f746 | 791 | |
7355f276 | 792 | for (i = 0; i < txq->bd.ring_size; i++) { |
59d0f746 | 793 | /* Initialize the BD for every fragment in the page. */ |
5cfa3039 | 794 | bdp->cbd_sc = cpu_to_fec16(0); |
59d0f746 FL |
795 | if (txq->tx_skbuff[i]) { |
796 | dev_kfree_skb_any(txq->tx_skbuff[i]); | |
797 | txq->tx_skbuff[i] = NULL; | |
798 | } | |
5cfa3039 | 799 | bdp->cbd_bufaddr = cpu_to_fec32(0); |
7355f276 | 800 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
59d0f746 FL |
801 | } |
802 | ||
803 | /* Set the last buffer to wrap */ | |
7355f276 | 804 | bdp = fec_enet_get_prevdesc(bdp, &txq->bd); |
5cfa3039 | 805 | bdp->cbd_sc |= cpu_to_fec16(BD_SC_WRAP); |
59d0f746 | 806 | txq->dirty_tx = bdp; |
14109a59 | 807 | } |
59d0f746 | 808 | } |
14109a59 | 809 | |
ce99d0d3 FL |
810 | static void fec_enet_active_rxring(struct net_device *ndev) |
811 | { | |
812 | struct fec_enet_private *fep = netdev_priv(ndev); | |
813 | int i; | |
814 | ||
815 | for (i = 0; i < fep->num_rx_queues; i++) | |
53bb20d1 | 816 | writel(0, fep->rx_queue[i]->bd.reg_desc_active); |
ce99d0d3 FL |
817 | } |
818 | ||
59d0f746 FL |
819 | static void fec_enet_enable_ring(struct net_device *ndev) |
820 | { | |
821 | struct fec_enet_private *fep = netdev_priv(ndev); | |
822 | struct fec_enet_priv_tx_q *txq; | |
823 | struct fec_enet_priv_rx_q *rxq; | |
824 | int i; | |
14109a59 | 825 | |
59d0f746 FL |
826 | for (i = 0; i < fep->num_rx_queues; i++) { |
827 | rxq = fep->rx_queue[i]; | |
7355f276 | 828 | writel(rxq->bd.dma, fep->hwp + FEC_R_DES_START(i)); |
d543a762 | 829 | writel(PKT_MAXBLR_SIZE, fep->hwp + FEC_R_BUFF_SIZE(i)); |
14109a59 | 830 | |
59d0f746 FL |
831 | /* enable DMA1/2 */ |
832 | if (i) | |
833 | writel(RCMR_MATCHEN | RCMR_CMP(i), | |
834 | fep->hwp + FEC_RCMR(i)); | |
835 | } | |
14109a59 | 836 | |
59d0f746 FL |
837 | for (i = 0; i < fep->num_tx_queues; i++) { |
838 | txq = fep->tx_queue[i]; | |
7355f276 | 839 | writel(txq->bd.dma, fep->hwp + FEC_X_DES_START(i)); |
59d0f746 FL |
840 | |
841 | /* enable DMA1/2 */ | |
842 | if (i) | |
843 | writel(DMA_CLASS_EN | IDLE_SLOPE(i), | |
844 | fep->hwp + FEC_DMA_CFG(i)); | |
14109a59 | 845 | } |
59d0f746 | 846 | } |
14109a59 | 847 | |
59d0f746 FL |
848 | static void fec_enet_reset_skb(struct net_device *ndev) |
849 | { | |
850 | struct fec_enet_private *fep = netdev_priv(ndev); | |
851 | struct fec_enet_priv_tx_q *txq; | |
852 | int i, j; | |
853 | ||
854 | for (i = 0; i < fep->num_tx_queues; i++) { | |
855 | txq = fep->tx_queue[i]; | |
856 | ||
7355f276 | 857 | for (j = 0; j < txq->bd.ring_size; j++) { |
59d0f746 FL |
858 | if (txq->tx_skbuff[j]) { |
859 | dev_kfree_skb_any(txq->tx_skbuff[j]); | |
860 | txq->tx_skbuff[j] = NULL; | |
861 | } | |
862 | } | |
863 | } | |
14109a59 FL |
864 | } |
865 | ||
dbc64a8e RK |
866 | /* |
867 | * This function is called to start or restart the FEC during a link | |
868 | * change, transmit timeout, or to reconfigure the FEC. The network | |
869 | * packet processing for this device must be stopped before this call. | |
45993653 | 870 | */ |
1da177e4 | 871 | static void |
ef83337d | 872 | fec_restart(struct net_device *ndev) |
1da177e4 | 873 | { |
c556167f | 874 | struct fec_enet_private *fep = netdev_priv(ndev); |
4c09eed9 | 875 | u32 val; |
cd1f402c UKK |
876 | u32 temp_mac[2]; |
877 | u32 rcntl = OPT_FRAME_SIZE | 0x04; | |
230dec61 | 878 | u32 ecntl = 0x2; /* ETHEREN */ |
1da177e4 | 879 | |
106c314c FD |
880 | /* Whack a reset. We should wait for this. |
881 | * For i.MX6SX SOC, enet use AXI bus, we use disable MAC | |
882 | * instead of reset MAC itself. | |
883 | */ | |
6b7e4008 | 884 | if (fep->quirks & FEC_QUIRK_HAS_AVB) { |
106c314c FD |
885 | writel(0, fep->hwp + FEC_ECNTRL); |
886 | } else { | |
887 | writel(1, fep->hwp + FEC_ECNTRL); | |
888 | udelay(10); | |
889 | } | |
1da177e4 | 890 | |
45993653 UKK |
891 | /* |
892 | * enet-mac reset will reset mac address registers too, | |
893 | * so need to reconfigure it. | |
894 | */ | |
6b7e4008 | 895 | if (fep->quirks & FEC_QUIRK_ENET_MAC) { |
45993653 | 896 | memcpy(&temp_mac, ndev->dev_addr, ETH_ALEN); |
5cfa3039 JB |
897 | writel((__force u32)cpu_to_be32(temp_mac[0]), |
898 | fep->hwp + FEC_ADDR_LOW); | |
899 | writel((__force u32)cpu_to_be32(temp_mac[1]), | |
900 | fep->hwp + FEC_ADDR_HIGH); | |
45993653 | 901 | } |
1da177e4 | 902 | |
45993653 | 903 | /* Clear any outstanding interrupt. */ |
e17f7fec | 904 | writel(0xffffffff, fep->hwp + FEC_IEVENT); |
1da177e4 | 905 | |
14109a59 FL |
906 | fec_enet_bd_init(ndev); |
907 | ||
59d0f746 | 908 | fec_enet_enable_ring(ndev); |
45993653 | 909 | |
59d0f746 FL |
910 | /* Reset tx SKB buffers. */ |
911 | fec_enet_reset_skb(ndev); | |
97b72e43 | 912 | |
45993653 | 913 | /* Enable MII mode */ |
ef83337d | 914 | if (fep->full_duplex == DUPLEX_FULL) { |
cd1f402c | 915 | /* FD enable */ |
45993653 UKK |
916 | writel(0x04, fep->hwp + FEC_X_CNTRL); |
917 | } else { | |
cd1f402c UKK |
918 | /* No Rcv on Xmit */ |
919 | rcntl |= 0x02; | |
45993653 UKK |
920 | writel(0x0, fep->hwp + FEC_X_CNTRL); |
921 | } | |
cd1f402c | 922 | |
45993653 UKK |
923 | /* Set MII speed */ |
924 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); | |
925 | ||
d1391930 | 926 | #if !defined(CONFIG_M5272) |
18803495 GU |
927 | if (fep->quirks & FEC_QUIRK_HAS_RACC) { |
928 | /* set RX checksum */ | |
929 | val = readl(fep->hwp + FEC_RACC); | |
930 | if (fep->csum_flags & FLAG_RX_CSUM_ENABLED) | |
931 | val |= FEC_RACC_OPTIONS; | |
932 | else | |
933 | val &= ~FEC_RACC_OPTIONS; | |
934 | writel(val, fep->hwp + FEC_RACC); | |
935 | } | |
55cd48c8 | 936 | writel(PKT_MAXBUF_SIZE, fep->hwp + FEC_FTRL); |
d1391930 | 937 | #endif |
4c09eed9 | 938 | |
45993653 UKK |
939 | /* |
940 | * The phy interface and speed need to get configured | |
941 | * differently on enet-mac. | |
942 | */ | |
6b7e4008 | 943 | if (fep->quirks & FEC_QUIRK_ENET_MAC) { |
cd1f402c UKK |
944 | /* Enable flow control and length check */ |
945 | rcntl |= 0x40000000 | 0x00000020; | |
45993653 | 946 | |
230dec61 | 947 | /* RGMII, RMII or MII */ |
e813bb2b MP |
948 | if (fep->phy_interface == PHY_INTERFACE_MODE_RGMII || |
949 | fep->phy_interface == PHY_INTERFACE_MODE_RGMII_ID || | |
950 | fep->phy_interface == PHY_INTERFACE_MODE_RGMII_RXID || | |
951 | fep->phy_interface == PHY_INTERFACE_MODE_RGMII_TXID) | |
230dec61 SG |
952 | rcntl |= (1 << 6); |
953 | else if (fep->phy_interface == PHY_INTERFACE_MODE_RMII) | |
cd1f402c | 954 | rcntl |= (1 << 8); |
45993653 | 955 | else |
cd1f402c | 956 | rcntl &= ~(1 << 8); |
45993653 | 957 | |
230dec61 SG |
958 | /* 1G, 100M or 10M */ |
959 | if (fep->phy_dev) { | |
960 | if (fep->phy_dev->speed == SPEED_1000) | |
961 | ecntl |= (1 << 5); | |
962 | else if (fep->phy_dev->speed == SPEED_100) | |
963 | rcntl &= ~(1 << 9); | |
964 | else | |
965 | rcntl |= (1 << 9); | |
966 | } | |
45993653 UKK |
967 | } else { |
968 | #ifdef FEC_MIIGSK_ENR | |
6b7e4008 | 969 | if (fep->quirks & FEC_QUIRK_USE_GASKET) { |
8d82f219 | 970 | u32 cfgr; |
45993653 UKK |
971 | /* disable the gasket and wait */ |
972 | writel(0, fep->hwp + FEC_MIIGSK_ENR); | |
973 | while (readl(fep->hwp + FEC_MIIGSK_ENR) & 4) | |
974 | udelay(1); | |
975 | ||
976 | /* | |
977 | * configure the gasket: | |
978 | * RMII, 50 MHz, no loopback, no echo | |
0ca1e290 | 979 | * MII, 25 MHz, no loopback, no echo |
45993653 | 980 | */ |
8d82f219 EB |
981 | cfgr = (fep->phy_interface == PHY_INTERFACE_MODE_RMII) |
982 | ? BM_MIIGSK_CFGR_RMII : BM_MIIGSK_CFGR_MII; | |
983 | if (fep->phy_dev && fep->phy_dev->speed == SPEED_10) | |
984 | cfgr |= BM_MIIGSK_CFGR_FRCONT_10M; | |
985 | writel(cfgr, fep->hwp + FEC_MIIGSK_CFGR); | |
45993653 UKK |
986 | |
987 | /* re-enable the gasket */ | |
988 | writel(2, fep->hwp + FEC_MIIGSK_ENR); | |
97b72e43 | 989 | } |
45993653 UKK |
990 | #endif |
991 | } | |
baa70a5c | 992 | |
d1391930 | 993 | #if !defined(CONFIG_M5272) |
baa70a5c FL |
994 | /* enable pause frame*/ |
995 | if ((fep->pause_flag & FEC_PAUSE_FLAG_ENABLE) || | |
996 | ((fep->pause_flag & FEC_PAUSE_FLAG_AUTONEG) && | |
997 | fep->phy_dev && fep->phy_dev->pause)) { | |
998 | rcntl |= FEC_ENET_FCE; | |
999 | ||
4c09eed9 | 1000 | /* set FIFO threshold parameter to reduce overrun */ |
baa70a5c FL |
1001 | writel(FEC_ENET_RSEM_V, fep->hwp + FEC_R_FIFO_RSEM); |
1002 | writel(FEC_ENET_RSFL_V, fep->hwp + FEC_R_FIFO_RSFL); | |
1003 | writel(FEC_ENET_RAEM_V, fep->hwp + FEC_R_FIFO_RAEM); | |
1004 | writel(FEC_ENET_RAFL_V, fep->hwp + FEC_R_FIFO_RAFL); | |
1005 | ||
1006 | /* OPD */ | |
1007 | writel(FEC_ENET_OPD_V, fep->hwp + FEC_OPD); | |
1008 | } else { | |
1009 | rcntl &= ~FEC_ENET_FCE; | |
1010 | } | |
d1391930 | 1011 | #endif /* !defined(CONFIG_M5272) */ |
baa70a5c | 1012 | |
cd1f402c | 1013 | writel(rcntl, fep->hwp + FEC_R_CNTRL); |
3b2b74ca | 1014 | |
84fe6182 SW |
1015 | /* Setup multicast filter. */ |
1016 | set_multicast_list(ndev); | |
1017 | #ifndef CONFIG_M5272 | |
1018 | writel(0, fep->hwp + FEC_HASH_TABLE_HIGH); | |
1019 | writel(0, fep->hwp + FEC_HASH_TABLE_LOW); | |
1020 | #endif | |
1021 | ||
6b7e4008 | 1022 | if (fep->quirks & FEC_QUIRK_ENET_MAC) { |
230dec61 SG |
1023 | /* enable ENET endian swap */ |
1024 | ecntl |= (1 << 8); | |
1025 | /* enable ENET store and forward mode */ | |
1026 | writel(1 << 8, fep->hwp + FEC_X_WMRK); | |
1027 | } | |
1028 | ||
ff43da86 FL |
1029 | if (fep->bufdesc_ex) |
1030 | ecntl |= (1 << 4); | |
6605b730 | 1031 | |
38ae92dc | 1032 | #ifndef CONFIG_M5272 |
b9eef55c JB |
1033 | /* Enable the MIB statistic event counters */ |
1034 | writel(0 << 31, fep->hwp + FEC_MIB_CTRLSTAT); | |
38ae92dc CH |
1035 | #endif |
1036 | ||
45993653 | 1037 | /* And last, enable the transmit and receive processing */ |
230dec61 | 1038 | writel(ecntl, fep->hwp + FEC_ECNTRL); |
ce99d0d3 | 1039 | fec_enet_active_rxring(ndev); |
45993653 | 1040 | |
ff43da86 FL |
1041 | if (fep->bufdesc_ex) |
1042 | fec_ptp_start_cyclecounter(ndev); | |
1043 | ||
45993653 | 1044 | /* Enable interrupts we wish to service */ |
0c5a3aef NA |
1045 | if (fep->link) |
1046 | writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK); | |
1047 | else | |
1048 | writel(FEC_ENET_MII, fep->hwp + FEC_IMASK); | |
d851b47b FD |
1049 | |
1050 | /* Init the interrupt coalescing */ | |
1051 | fec_enet_itr_coal_init(ndev); | |
1052 | ||
45993653 UKK |
1053 | } |
1054 | ||
1055 | static void | |
1056 | fec_stop(struct net_device *ndev) | |
1057 | { | |
1058 | struct fec_enet_private *fep = netdev_priv(ndev); | |
de40ed31 | 1059 | struct fec_platform_data *pdata = fep->pdev->dev.platform_data; |
42431dc2 | 1060 | u32 rmii_mode = readl(fep->hwp + FEC_R_CNTRL) & (1 << 8); |
de40ed31 | 1061 | u32 val; |
45993653 UKK |
1062 | |
1063 | /* We cannot expect a graceful transmit stop without link !!! */ | |
1064 | if (fep->link) { | |
1065 | writel(1, fep->hwp + FEC_X_CNTRL); /* Graceful transmit stop */ | |
1066 | udelay(10); | |
1067 | if (!(readl(fep->hwp + FEC_IEVENT) & FEC_ENET_GRA)) | |
31b7720c | 1068 | netdev_err(ndev, "Graceful transmit stop did not complete!\n"); |
45993653 UKK |
1069 | } |
1070 | ||
106c314c FD |
1071 | /* Whack a reset. We should wait for this. |
1072 | * For i.MX6SX SOC, enet use AXI bus, we use disable MAC | |
1073 | * instead of reset MAC itself. | |
1074 | */ | |
de40ed31 NA |
1075 | if (!(fep->wol_flag & FEC_WOL_FLAG_SLEEP_ON)) { |
1076 | if (fep->quirks & FEC_QUIRK_HAS_AVB) { | |
1077 | writel(0, fep->hwp + FEC_ECNTRL); | |
1078 | } else { | |
1079 | writel(1, fep->hwp + FEC_ECNTRL); | |
1080 | udelay(10); | |
1081 | } | |
1082 | writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK); | |
106c314c | 1083 | } else { |
de40ed31 NA |
1084 | writel(FEC_DEFAULT_IMASK | FEC_ENET_WAKEUP, fep->hwp + FEC_IMASK); |
1085 | val = readl(fep->hwp + FEC_ECNTRL); | |
1086 | val |= (FEC_ECR_MAGICEN | FEC_ECR_SLEEP); | |
1087 | writel(val, fep->hwp + FEC_ECNTRL); | |
1088 | ||
1089 | if (pdata && pdata->sleep_mode_enable) | |
1090 | pdata->sleep_mode_enable(true); | |
106c314c | 1091 | } |
45993653 | 1092 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); |
230dec61 SG |
1093 | |
1094 | /* We have to keep ENET enabled to have MII interrupt stay working */ | |
de40ed31 NA |
1095 | if (fep->quirks & FEC_QUIRK_ENET_MAC && |
1096 | !(fep->wol_flag & FEC_WOL_FLAG_SLEEP_ON)) { | |
230dec61 | 1097 | writel(2, fep->hwp + FEC_ECNTRL); |
42431dc2 LW |
1098 | writel(rmii_mode, fep->hwp + FEC_R_CNTRL); |
1099 | } | |
1da177e4 LT |
1100 | } |
1101 | ||
1102 | ||
45993653 UKK |
1103 | static void |
1104 | fec_timeout(struct net_device *ndev) | |
1105 | { | |
1106 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1107 | ||
344756f6 RK |
1108 | fec_dump(ndev); |
1109 | ||
45993653 UKK |
1110 | ndev->stats.tx_errors++; |
1111 | ||
36cdc743 | 1112 | schedule_work(&fep->tx_timeout_work); |
54309fa6 FL |
1113 | } |
1114 | ||
36cdc743 | 1115 | static void fec_enet_timeout_work(struct work_struct *work) |
54309fa6 FL |
1116 | { |
1117 | struct fec_enet_private *fep = | |
36cdc743 | 1118 | container_of(work, struct fec_enet_private, tx_timeout_work); |
8ce5624f | 1119 | struct net_device *ndev = fep->netdev; |
54309fa6 | 1120 | |
36cdc743 RK |
1121 | rtnl_lock(); |
1122 | if (netif_device_present(ndev) || netif_running(ndev)) { | |
1123 | napi_disable(&fep->napi); | |
1124 | netif_tx_lock_bh(ndev); | |
1125 | fec_restart(ndev); | |
1126 | netif_wake_queue(ndev); | |
1127 | netif_tx_unlock_bh(ndev); | |
1128 | napi_enable(&fep->napi); | |
54309fa6 | 1129 | } |
36cdc743 | 1130 | rtnl_unlock(); |
45993653 UKK |
1131 | } |
1132 | ||
bfd4ecdd RK |
1133 | static void |
1134 | fec_enet_hwtstamp(struct fec_enet_private *fep, unsigned ts, | |
1135 | struct skb_shared_hwtstamps *hwtstamps) | |
1136 | { | |
1137 | unsigned long flags; | |
1138 | u64 ns; | |
1139 | ||
1140 | spin_lock_irqsave(&fep->tmreg_lock, flags); | |
1141 | ns = timecounter_cyc2time(&fep->tc, ts); | |
1142 | spin_unlock_irqrestore(&fep->tmreg_lock, flags); | |
1143 | ||
1144 | memset(hwtstamps, 0, sizeof(*hwtstamps)); | |
1145 | hwtstamps->hwtstamp = ns_to_ktime(ns); | |
1146 | } | |
1147 | ||
1da177e4 | 1148 | static void |
4d494cdc | 1149 | fec_enet_tx_queue(struct net_device *ndev, u16 queue_id) |
1da177e4 LT |
1150 | { |
1151 | struct fec_enet_private *fep; | |
a2fe37b6 | 1152 | struct bufdesc *bdp; |
0e702ab3 | 1153 | unsigned short status; |
1da177e4 | 1154 | struct sk_buff *skb; |
4d494cdc FD |
1155 | struct fec_enet_priv_tx_q *txq; |
1156 | struct netdev_queue *nq; | |
de5fb0a0 | 1157 | int index = 0; |
79f33912 | 1158 | int entries_free; |
1da177e4 | 1159 | |
c556167f | 1160 | fep = netdev_priv(ndev); |
4d494cdc FD |
1161 | |
1162 | queue_id = FEC_ENET_GET_QUQUE(queue_id); | |
1163 | ||
1164 | txq = fep->tx_queue[queue_id]; | |
1165 | /* get next bdp of dirty_tx */ | |
1166 | nq = netdev_get_tx_queue(ndev, queue_id); | |
1167 | bdp = txq->dirty_tx; | |
1da177e4 | 1168 | |
de5fb0a0 | 1169 | /* get next bdp of dirty_tx */ |
7355f276 | 1170 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
de5fb0a0 | 1171 | |
7355f276 TK |
1172 | while (bdp != READ_ONCE(txq->bd.cur)) { |
1173 | /* Order the load of bd.cur and cbd_sc */ | |
c4bc44c6 | 1174 | rmb(); |
5cfa3039 | 1175 | status = fec16_to_cpu(READ_ONCE(bdp->cbd_sc)); |
c4bc44c6 | 1176 | if (status & BD_ENET_TX_READY) |
f0b3fbea SH |
1177 | break; |
1178 | ||
7355f276 | 1179 | index = fec_enet_get_bd_index(bdp, &txq->bd); |
2b995f63 | 1180 | |
a2fe37b6 | 1181 | skb = txq->tx_skbuff[index]; |
2b995f63 | 1182 | txq->tx_skbuff[index] = NULL; |
5cfa3039 JB |
1183 | if (!IS_TSO_HEADER(txq, fec32_to_cpu(bdp->cbd_bufaddr))) |
1184 | dma_unmap_single(&fep->pdev->dev, | |
1185 | fec32_to_cpu(bdp->cbd_bufaddr), | |
1186 | fec16_to_cpu(bdp->cbd_datlen), | |
1187 | DMA_TO_DEVICE); | |
1188 | bdp->cbd_bufaddr = cpu_to_fec32(0); | |
a2fe37b6 | 1189 | if (!skb) { |
7355f276 | 1190 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
a2fe37b6 FE |
1191 | continue; |
1192 | } | |
de5fb0a0 | 1193 | |
1da177e4 | 1194 | /* Check for errors. */ |
0e702ab3 | 1195 | if (status & (BD_ENET_TX_HB | BD_ENET_TX_LC | |
1da177e4 LT |
1196 | BD_ENET_TX_RL | BD_ENET_TX_UN | |
1197 | BD_ENET_TX_CSL)) { | |
c556167f | 1198 | ndev->stats.tx_errors++; |
0e702ab3 | 1199 | if (status & BD_ENET_TX_HB) /* No heartbeat */ |
c556167f | 1200 | ndev->stats.tx_heartbeat_errors++; |
0e702ab3 | 1201 | if (status & BD_ENET_TX_LC) /* Late collision */ |
c556167f | 1202 | ndev->stats.tx_window_errors++; |
0e702ab3 | 1203 | if (status & BD_ENET_TX_RL) /* Retrans limit */ |
c556167f | 1204 | ndev->stats.tx_aborted_errors++; |
0e702ab3 | 1205 | if (status & BD_ENET_TX_UN) /* Underrun */ |
c556167f | 1206 | ndev->stats.tx_fifo_errors++; |
0e702ab3 | 1207 | if (status & BD_ENET_TX_CSL) /* Carrier lost */ |
c556167f | 1208 | ndev->stats.tx_carrier_errors++; |
1da177e4 | 1209 | } else { |
c556167f | 1210 | ndev->stats.tx_packets++; |
6e909283 | 1211 | ndev->stats.tx_bytes += skb->len; |
1da177e4 LT |
1212 | } |
1213 | ||
ff43da86 FL |
1214 | if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_IN_PROGRESS) && |
1215 | fep->bufdesc_ex) { | |
6605b730 | 1216 | struct skb_shared_hwtstamps shhwtstamps; |
ff43da86 | 1217 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; |
6605b730 | 1218 | |
5cfa3039 | 1219 | fec_enet_hwtstamp(fep, fec32_to_cpu(ebdp->ts), &shhwtstamps); |
6605b730 FL |
1220 | skb_tstamp_tx(skb, &shhwtstamps); |
1221 | } | |
ff43da86 | 1222 | |
1da177e4 LT |
1223 | /* Deferred means some collisions occurred during transmit, |
1224 | * but we eventually sent the packet OK. | |
1225 | */ | |
0e702ab3 | 1226 | if (status & BD_ENET_TX_DEF) |
c556167f | 1227 | ndev->stats.collisions++; |
6aa20a22 | 1228 | |
22f6b860 | 1229 | /* Free the sk buffer associated with this last transmit */ |
1da177e4 | 1230 | dev_kfree_skb_any(skb); |
de5fb0a0 | 1231 | |
c4bc44c6 KH |
1232 | /* Make sure the update to bdp and tx_skbuff are performed |
1233 | * before dirty_tx | |
1234 | */ | |
1235 | wmb(); | |
4d494cdc | 1236 | txq->dirty_tx = bdp; |
6aa20a22 | 1237 | |
22f6b860 | 1238 | /* Update pointer to next buffer descriptor to be transmitted */ |
7355f276 | 1239 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
6aa20a22 | 1240 | |
22f6b860 | 1241 | /* Since we have freed up a buffer, the ring is no longer full |
1da177e4 | 1242 | */ |
79f33912 | 1243 | if (netif_queue_stopped(ndev)) { |
7355f276 | 1244 | entries_free = fec_enet_get_free_txdesc_num(txq); |
4d494cdc FD |
1245 | if (entries_free >= txq->tx_wake_threshold) |
1246 | netif_tx_wake_queue(nq); | |
79f33912 | 1247 | } |
1da177e4 | 1248 | } |
ccea2968 RK |
1249 | |
1250 | /* ERR006538: Keep the transmitter going */ | |
7355f276 | 1251 | if (bdp != txq->bd.cur && |
53bb20d1 TK |
1252 | readl(txq->bd.reg_desc_active) == 0) |
1253 | writel(0, txq->bd.reg_desc_active); | |
4d494cdc FD |
1254 | } |
1255 | ||
1256 | static void | |
1257 | fec_enet_tx(struct net_device *ndev) | |
1258 | { | |
1259 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1260 | u16 queue_id; | |
1261 | /* First process class A queue, then Class B and Best Effort queue */ | |
1262 | for_each_set_bit(queue_id, &fep->work_tx, FEC_ENET_MAX_TX_QS) { | |
1263 | clear_bit(queue_id, &fep->work_tx); | |
1264 | fec_enet_tx_queue(ndev, queue_id); | |
1265 | } | |
1266 | return; | |
1da177e4 LT |
1267 | } |
1268 | ||
1b7bde6d NA |
1269 | static int |
1270 | fec_enet_new_rxbdp(struct net_device *ndev, struct bufdesc *bdp, struct sk_buff *skb) | |
1271 | { | |
1272 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1273 | int off; | |
1274 | ||
1275 | off = ((unsigned long)skb->data) & fep->rx_align; | |
1276 | if (off) | |
1277 | skb_reserve(skb, fep->rx_align + 1 - off); | |
1278 | ||
5cfa3039 JB |
1279 | bdp->cbd_bufaddr = cpu_to_fec32(dma_map_single(&fep->pdev->dev, skb->data, FEC_ENET_RX_FRSIZE - fep->rx_align, DMA_FROM_DEVICE)); |
1280 | if (dma_mapping_error(&fep->pdev->dev, fec32_to_cpu(bdp->cbd_bufaddr))) { | |
1b7bde6d NA |
1281 | if (net_ratelimit()) |
1282 | netdev_err(ndev, "Rx DMA memory map failed\n"); | |
1283 | return -ENOMEM; | |
1284 | } | |
1285 | ||
1286 | return 0; | |
1287 | } | |
1288 | ||
1289 | static bool fec_enet_copybreak(struct net_device *ndev, struct sk_buff **skb, | |
1310b544 | 1290 | struct bufdesc *bdp, u32 length, bool swap) |
1b7bde6d NA |
1291 | { |
1292 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1293 | struct sk_buff *new_skb; | |
1294 | ||
1295 | if (length > fep->rx_copybreak) | |
1296 | return false; | |
1297 | ||
1298 | new_skb = netdev_alloc_skb(ndev, length); | |
1299 | if (!new_skb) | |
1300 | return false; | |
1301 | ||
5cfa3039 JB |
1302 | dma_sync_single_for_cpu(&fep->pdev->dev, |
1303 | fec32_to_cpu(bdp->cbd_bufaddr), | |
1b7bde6d NA |
1304 | FEC_ENET_RX_FRSIZE - fep->rx_align, |
1305 | DMA_FROM_DEVICE); | |
1310b544 LW |
1306 | if (!swap) |
1307 | memcpy(new_skb->data, (*skb)->data, length); | |
1308 | else | |
1309 | swap_buffer2(new_skb->data, (*skb)->data, length); | |
1b7bde6d NA |
1310 | *skb = new_skb; |
1311 | ||
1312 | return true; | |
1313 | } | |
1314 | ||
7355f276 | 1315 | /* During a receive, the bd_rx.cur points to the current incoming buffer. |
1da177e4 LT |
1316 | * When we update through the ring, if the next incoming buffer has |
1317 | * not been given to the system, we just set the empty indicator, | |
1318 | * effectively tossing the packet. | |
1319 | */ | |
dc975382 | 1320 | static int |
4d494cdc | 1321 | fec_enet_rx_queue(struct net_device *ndev, int budget, u16 queue_id) |
1da177e4 | 1322 | { |
c556167f | 1323 | struct fec_enet_private *fep = netdev_priv(ndev); |
4d494cdc | 1324 | struct fec_enet_priv_rx_q *rxq; |
2e28532f | 1325 | struct bufdesc *bdp; |
0e702ab3 | 1326 | unsigned short status; |
1b7bde6d NA |
1327 | struct sk_buff *skb_new = NULL; |
1328 | struct sk_buff *skb; | |
1da177e4 LT |
1329 | ushort pkt_len; |
1330 | __u8 *data; | |
dc975382 | 1331 | int pkt_received = 0; |
cdffcf1b JB |
1332 | struct bufdesc_ex *ebdp = NULL; |
1333 | bool vlan_packet_rcvd = false; | |
1334 | u16 vlan_tag; | |
d842a31f | 1335 | int index = 0; |
1b7bde6d | 1336 | bool is_copybreak; |
6b7e4008 | 1337 | bool need_swap = fep->quirks & FEC_QUIRK_SWAP_FRAME; |
6aa20a22 | 1338 | |
0e702ab3 GU |
1339 | #ifdef CONFIG_M532x |
1340 | flush_cache_all(); | |
6aa20a22 | 1341 | #endif |
4d494cdc FD |
1342 | queue_id = FEC_ENET_GET_QUQUE(queue_id); |
1343 | rxq = fep->rx_queue[queue_id]; | |
1da177e4 | 1344 | |
1da177e4 LT |
1345 | /* First, grab all of the stats for the incoming packet. |
1346 | * These get messed up if we get called due to a busy condition. | |
1347 | */ | |
7355f276 | 1348 | bdp = rxq->bd.cur; |
1da177e4 | 1349 | |
5cfa3039 | 1350 | while (!((status = fec16_to_cpu(bdp->cbd_sc)) & BD_ENET_RX_EMPTY)) { |
1da177e4 | 1351 | |
dc975382 FL |
1352 | if (pkt_received >= budget) |
1353 | break; | |
1354 | pkt_received++; | |
1355 | ||
ed63f1dc | 1356 | writel(FEC_ENET_RXF, fep->hwp + FEC_IEVENT); |
db3421c1 | 1357 | |
22f6b860 | 1358 | /* Check for errors. */ |
095098e1 | 1359 | status ^= BD_ENET_RX_LAST; |
22f6b860 | 1360 | if (status & (BD_ENET_RX_LG | BD_ENET_RX_SH | BD_ENET_RX_NO | |
095098e1 TK |
1361 | BD_ENET_RX_CR | BD_ENET_RX_OV | BD_ENET_RX_LAST | |
1362 | BD_ENET_RX_CL)) { | |
c556167f | 1363 | ndev->stats.rx_errors++; |
095098e1 TK |
1364 | if (status & BD_ENET_RX_OV) { |
1365 | /* FIFO overrun */ | |
1366 | ndev->stats.rx_fifo_errors++; | |
1367 | goto rx_processing_done; | |
1368 | } | |
1369 | if (status & (BD_ENET_RX_LG | BD_ENET_RX_SH | |
1370 | | BD_ENET_RX_LAST)) { | |
22f6b860 | 1371 | /* Frame too long or too short. */ |
c556167f | 1372 | ndev->stats.rx_length_errors++; |
095098e1 TK |
1373 | if (status & BD_ENET_RX_LAST) |
1374 | netdev_err(ndev, "rcv is not +last\n"); | |
22f6b860 | 1375 | } |
22f6b860 | 1376 | if (status & BD_ENET_RX_CR) /* CRC Error */ |
c556167f | 1377 | ndev->stats.rx_crc_errors++; |
095098e1 TK |
1378 | /* Report late collisions as a frame error. */ |
1379 | if (status & (BD_ENET_RX_NO | BD_ENET_RX_CL)) | |
1380 | ndev->stats.rx_frame_errors++; | |
22f6b860 SH |
1381 | goto rx_processing_done; |
1382 | } | |
1da177e4 | 1383 | |
22f6b860 | 1384 | /* Process the incoming frame. */ |
c556167f | 1385 | ndev->stats.rx_packets++; |
5cfa3039 | 1386 | pkt_len = fec16_to_cpu(bdp->cbd_datlen); |
c556167f | 1387 | ndev->stats.rx_bytes += pkt_len; |
1da177e4 | 1388 | |
7355f276 | 1389 | index = fec_enet_get_bd_index(bdp, &rxq->bd); |
1b7bde6d | 1390 | skb = rxq->rx_skbuff[index]; |
ccdc4f19 | 1391 | |
1b7bde6d NA |
1392 | /* The packet length includes FCS, but we don't want to |
1393 | * include that when passing upstream as it messes up | |
1394 | * bridging applications. | |
1395 | */ | |
1310b544 LW |
1396 | is_copybreak = fec_enet_copybreak(ndev, &skb, bdp, pkt_len - 4, |
1397 | need_swap); | |
1b7bde6d NA |
1398 | if (!is_copybreak) { |
1399 | skb_new = netdev_alloc_skb(ndev, FEC_ENET_RX_FRSIZE); | |
1400 | if (unlikely(!skb_new)) { | |
1401 | ndev->stats.rx_dropped++; | |
1402 | goto rx_processing_done; | |
1403 | } | |
5cfa3039 JB |
1404 | dma_unmap_single(&fep->pdev->dev, |
1405 | fec32_to_cpu(bdp->cbd_bufaddr), | |
1b7bde6d NA |
1406 | FEC_ENET_RX_FRSIZE - fep->rx_align, |
1407 | DMA_FROM_DEVICE); | |
1408 | } | |
1409 | ||
1410 | prefetch(skb->data - NET_IP_ALIGN); | |
1411 | skb_put(skb, pkt_len - 4); | |
1412 | data = skb->data; | |
1310b544 | 1413 | if (!is_copybreak && need_swap) |
b5680e0b SG |
1414 | swap_buffer(data, pkt_len); |
1415 | ||
cdffcf1b JB |
1416 | /* Extract the enhanced buffer descriptor */ |
1417 | ebdp = NULL; | |
1418 | if (fep->bufdesc_ex) | |
1419 | ebdp = (struct bufdesc_ex *)bdp; | |
1420 | ||
1421 | /* If this is a VLAN packet remove the VLAN Tag */ | |
1422 | vlan_packet_rcvd = false; | |
1423 | if ((ndev->features & NETIF_F_HW_VLAN_CTAG_RX) && | |
5cfa3039 JB |
1424 | fep->bufdesc_ex && |
1425 | (ebdp->cbd_esc & cpu_to_fec32(BD_ENET_RX_VLAN))) { | |
cdffcf1b JB |
1426 | /* Push and remove the vlan tag */ |
1427 | struct vlan_hdr *vlan_header = | |
1428 | (struct vlan_hdr *) (data + ETH_HLEN); | |
1429 | vlan_tag = ntohs(vlan_header->h_vlan_TCI); | |
cdffcf1b JB |
1430 | |
1431 | vlan_packet_rcvd = true; | |
1b7bde6d | 1432 | |
af5cbc98 | 1433 | memmove(skb->data + VLAN_HLEN, data, ETH_ALEN * 2); |
1b7bde6d | 1434 | skb_pull(skb, VLAN_HLEN); |
cdffcf1b JB |
1435 | } |
1436 | ||
1b7bde6d | 1437 | skb->protocol = eth_type_trans(skb, ndev); |
1da177e4 | 1438 | |
1b7bde6d NA |
1439 | /* Get receive timestamp from the skb */ |
1440 | if (fep->hwts_rx_en && fep->bufdesc_ex) | |
5cfa3039 | 1441 | fec_enet_hwtstamp(fep, fec32_to_cpu(ebdp->ts), |
1b7bde6d NA |
1442 | skb_hwtstamps(skb)); |
1443 | ||
1444 | if (fep->bufdesc_ex && | |
1445 | (fep->csum_flags & FLAG_RX_CSUM_ENABLED)) { | |
5cfa3039 | 1446 | if (!(ebdp->cbd_esc & cpu_to_fec32(FLAG_RX_CSUM_ERROR))) { |
1b7bde6d NA |
1447 | /* don't check it */ |
1448 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
1449 | } else { | |
1450 | skb_checksum_none_assert(skb); | |
4c09eed9 | 1451 | } |
1b7bde6d | 1452 | } |
4c09eed9 | 1453 | |
1b7bde6d NA |
1454 | /* Handle received VLAN packets */ |
1455 | if (vlan_packet_rcvd) | |
1456 | __vlan_hwaccel_put_tag(skb, | |
1457 | htons(ETH_P_8021Q), | |
1458 | vlan_tag); | |
cdffcf1b | 1459 | |
1b7bde6d NA |
1460 | napi_gro_receive(&fep->napi, skb); |
1461 | ||
1462 | if (is_copybreak) { | |
5cfa3039 JB |
1463 | dma_sync_single_for_device(&fep->pdev->dev, |
1464 | fec32_to_cpu(bdp->cbd_bufaddr), | |
1b7bde6d NA |
1465 | FEC_ENET_RX_FRSIZE - fep->rx_align, |
1466 | DMA_FROM_DEVICE); | |
1467 | } else { | |
1468 | rxq->rx_skbuff[index] = skb_new; | |
1469 | fec_enet_new_rxbdp(ndev, bdp, skb_new); | |
22f6b860 | 1470 | } |
f0b3fbea | 1471 | |
22f6b860 SH |
1472 | rx_processing_done: |
1473 | /* Clear the status flags for this buffer */ | |
1474 | status &= ~BD_ENET_RX_STATS; | |
1da177e4 | 1475 | |
22f6b860 SH |
1476 | /* Mark the buffer empty */ |
1477 | status |= BD_ENET_RX_EMPTY; | |
5cfa3039 | 1478 | bdp->cbd_sc = cpu_to_fec16(status); |
6aa20a22 | 1479 | |
ff43da86 FL |
1480 | if (fep->bufdesc_ex) { |
1481 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; | |
1482 | ||
5cfa3039 | 1483 | ebdp->cbd_esc = cpu_to_fec32(BD_ENET_RX_INT); |
ff43da86 FL |
1484 | ebdp->cbd_prot = 0; |
1485 | ebdp->cbd_bdu = 0; | |
1486 | } | |
6605b730 | 1487 | |
22f6b860 | 1488 | /* Update BD pointer to next entry */ |
7355f276 | 1489 | bdp = fec_enet_get_nextdesc(bdp, &rxq->bd); |
36e24e2e | 1490 | |
22f6b860 SH |
1491 | /* Doing this here will keep the FEC running while we process |
1492 | * incoming frames. On a heavily loaded network, we should be | |
1493 | * able to keep up at the expense of system resources. | |
1494 | */ | |
53bb20d1 | 1495 | writel(0, rxq->bd.reg_desc_active); |
22f6b860 | 1496 | } |
7355f276 | 1497 | rxq->bd.cur = bdp; |
4d494cdc FD |
1498 | return pkt_received; |
1499 | } | |
1da177e4 | 1500 | |
4d494cdc FD |
1501 | static int |
1502 | fec_enet_rx(struct net_device *ndev, int budget) | |
1503 | { | |
1504 | int pkt_received = 0; | |
1505 | u16 queue_id; | |
1506 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1507 | ||
1508 | for_each_set_bit(queue_id, &fep->work_rx, FEC_ENET_MAX_RX_QS) { | |
1509 | clear_bit(queue_id, &fep->work_rx); | |
1510 | pkt_received += fec_enet_rx_queue(ndev, | |
1511 | budget - pkt_received, queue_id); | |
1512 | } | |
dc975382 | 1513 | return pkt_received; |
1da177e4 LT |
1514 | } |
1515 | ||
4d494cdc FD |
1516 | static bool |
1517 | fec_enet_collect_events(struct fec_enet_private *fep, uint int_events) | |
1518 | { | |
1519 | if (int_events == 0) | |
1520 | return false; | |
1521 | ||
1522 | if (int_events & FEC_ENET_RXF) | |
1523 | fep->work_rx |= (1 << 2); | |
ce99d0d3 FL |
1524 | if (int_events & FEC_ENET_RXF_1) |
1525 | fep->work_rx |= (1 << 0); | |
1526 | if (int_events & FEC_ENET_RXF_2) | |
1527 | fep->work_rx |= (1 << 1); | |
4d494cdc FD |
1528 | |
1529 | if (int_events & FEC_ENET_TXF) | |
1530 | fep->work_tx |= (1 << 2); | |
ce99d0d3 FL |
1531 | if (int_events & FEC_ENET_TXF_1) |
1532 | fep->work_tx |= (1 << 0); | |
1533 | if (int_events & FEC_ENET_TXF_2) | |
1534 | fep->work_tx |= (1 << 1); | |
4d494cdc FD |
1535 | |
1536 | return true; | |
1537 | } | |
1538 | ||
45993653 UKK |
1539 | static irqreturn_t |
1540 | fec_enet_interrupt(int irq, void *dev_id) | |
1541 | { | |
1542 | struct net_device *ndev = dev_id; | |
1543 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1544 | uint int_events; | |
1545 | irqreturn_t ret = IRQ_NONE; | |
1546 | ||
7a16807c | 1547 | int_events = readl(fep->hwp + FEC_IEVENT); |
94191fd6 | 1548 | writel(int_events, fep->hwp + FEC_IEVENT); |
4d494cdc | 1549 | fec_enet_collect_events(fep, int_events); |
45993653 | 1550 | |
61615cd2 | 1551 | if ((fep->work_tx || fep->work_rx) && fep->link) { |
7a16807c | 1552 | ret = IRQ_HANDLED; |
dc975382 | 1553 | |
94191fd6 NA |
1554 | if (napi_schedule_prep(&fep->napi)) { |
1555 | /* Disable the NAPI interrupts */ | |
1556 | writel(FEC_ENET_MII, fep->hwp + FEC_IMASK); | |
1557 | __napi_schedule(&fep->napi); | |
1558 | } | |
7a16807c | 1559 | } |
45993653 | 1560 | |
7a16807c RK |
1561 | if (int_events & FEC_ENET_MII) { |
1562 | ret = IRQ_HANDLED; | |
1563 | complete(&fep->mdio_done); | |
1564 | } | |
45993653 | 1565 | |
81f35ffd PZ |
1566 | if (fep->ptp_clock) |
1567 | fec_ptp_check_pps_event(fep); | |
278d2404 | 1568 | |
45993653 UKK |
1569 | return ret; |
1570 | } | |
1571 | ||
dc975382 FL |
1572 | static int fec_enet_rx_napi(struct napi_struct *napi, int budget) |
1573 | { | |
1574 | struct net_device *ndev = napi->dev; | |
dc975382 | 1575 | struct fec_enet_private *fep = netdev_priv(ndev); |
7a16807c RK |
1576 | int pkts; |
1577 | ||
7a16807c | 1578 | pkts = fec_enet_rx(ndev, budget); |
45993653 | 1579 | |
de5fb0a0 FL |
1580 | fec_enet_tx(ndev); |
1581 | ||
dc975382 FL |
1582 | if (pkts < budget) { |
1583 | napi_complete(napi); | |
1584 | writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK); | |
1585 | } | |
1586 | return pkts; | |
1587 | } | |
45993653 | 1588 | |
e6b043d5 | 1589 | /* ------------------------------------------------------------------------- */ |
0c7768a0 | 1590 | static void fec_get_mac(struct net_device *ndev) |
1da177e4 | 1591 | { |
c556167f | 1592 | struct fec_enet_private *fep = netdev_priv(ndev); |
94660ba0 | 1593 | struct fec_platform_data *pdata = dev_get_platdata(&fep->pdev->dev); |
e6b043d5 | 1594 | unsigned char *iap, tmpaddr[ETH_ALEN]; |
1da177e4 | 1595 | |
49da97dc SG |
1596 | /* |
1597 | * try to get mac address in following order: | |
1598 | * | |
1599 | * 1) module parameter via kernel command line in form | |
1600 | * fec.macaddr=0x00,0x04,0x9f,0x01,0x30,0xe0 | |
1601 | */ | |
1602 | iap = macaddr; | |
1603 | ||
ca2cc333 SG |
1604 | /* |
1605 | * 2) from device tree data | |
1606 | */ | |
1607 | if (!is_valid_ether_addr(iap)) { | |
1608 | struct device_node *np = fep->pdev->dev.of_node; | |
1609 | if (np) { | |
1610 | const char *mac = of_get_mac_address(np); | |
1611 | if (mac) | |
1612 | iap = (unsigned char *) mac; | |
1613 | } | |
1614 | } | |
ca2cc333 | 1615 | |
49da97dc | 1616 | /* |
ca2cc333 | 1617 | * 3) from flash or fuse (via platform data) |
49da97dc SG |
1618 | */ |
1619 | if (!is_valid_ether_addr(iap)) { | |
1620 | #ifdef CONFIG_M5272 | |
1621 | if (FEC_FLASHMAC) | |
1622 | iap = (unsigned char *)FEC_FLASHMAC; | |
1623 | #else | |
1624 | if (pdata) | |
589efdc7 | 1625 | iap = (unsigned char *)&pdata->mac; |
49da97dc SG |
1626 | #endif |
1627 | } | |
1628 | ||
1629 | /* | |
ca2cc333 | 1630 | * 4) FEC mac registers set by bootloader |
49da97dc SG |
1631 | */ |
1632 | if (!is_valid_ether_addr(iap)) { | |
7d7628f3 DC |
1633 | *((__be32 *) &tmpaddr[0]) = |
1634 | cpu_to_be32(readl(fep->hwp + FEC_ADDR_LOW)); | |
1635 | *((__be16 *) &tmpaddr[4]) = | |
1636 | cpu_to_be16(readl(fep->hwp + FEC_ADDR_HIGH) >> 16); | |
e6b043d5 | 1637 | iap = &tmpaddr[0]; |
1da177e4 LT |
1638 | } |
1639 | ||
ff5b2fab LS |
1640 | /* |
1641 | * 5) random mac address | |
1642 | */ | |
1643 | if (!is_valid_ether_addr(iap)) { | |
1644 | /* Report it and use a random ethernet address instead */ | |
1645 | netdev_err(ndev, "Invalid MAC address: %pM\n", iap); | |
1646 | eth_hw_addr_random(ndev); | |
1647 | netdev_info(ndev, "Using random MAC address: %pM\n", | |
1648 | ndev->dev_addr); | |
1649 | return; | |
1650 | } | |
1651 | ||
c556167f | 1652 | memcpy(ndev->dev_addr, iap, ETH_ALEN); |
1da177e4 | 1653 | |
49da97dc SG |
1654 | /* Adjust MAC if using macaddr */ |
1655 | if (iap == macaddr) | |
43af940c | 1656 | ndev->dev_addr[ETH_ALEN-1] = macaddr[ETH_ALEN-1] + fep->dev_id; |
1da177e4 LT |
1657 | } |
1658 | ||
e6b043d5 | 1659 | /* ------------------------------------------------------------------------- */ |
1da177e4 | 1660 | |
e6b043d5 BW |
1661 | /* |
1662 | * Phy section | |
1663 | */ | |
c556167f | 1664 | static void fec_enet_adjust_link(struct net_device *ndev) |
1da177e4 | 1665 | { |
c556167f | 1666 | struct fec_enet_private *fep = netdev_priv(ndev); |
e6b043d5 | 1667 | struct phy_device *phy_dev = fep->phy_dev; |
e6b043d5 | 1668 | int status_change = 0; |
1da177e4 | 1669 | |
e6b043d5 BW |
1670 | /* Prevent a state halted on mii error */ |
1671 | if (fep->mii_timeout && phy_dev->state == PHY_HALTED) { | |
1672 | phy_dev->state = PHY_RESUMING; | |
54309fa6 | 1673 | return; |
e6b043d5 | 1674 | } |
1da177e4 | 1675 | |
8ce5624f RK |
1676 | /* |
1677 | * If the netdev is down, or is going down, we're not interested | |
1678 | * in link state events, so just mark our idea of the link as down | |
1679 | * and ignore the event. | |
1680 | */ | |
1681 | if (!netif_running(ndev) || !netif_device_present(ndev)) { | |
1682 | fep->link = 0; | |
1683 | } else if (phy_dev->link) { | |
d97e7497 | 1684 | if (!fep->link) { |
6ea0722f | 1685 | fep->link = phy_dev->link; |
e6b043d5 BW |
1686 | status_change = 1; |
1687 | } | |
1da177e4 | 1688 | |
ef83337d RK |
1689 | if (fep->full_duplex != phy_dev->duplex) { |
1690 | fep->full_duplex = phy_dev->duplex; | |
d97e7497 | 1691 | status_change = 1; |
ef83337d | 1692 | } |
d97e7497 LS |
1693 | |
1694 | if (phy_dev->speed != fep->speed) { | |
1695 | fep->speed = phy_dev->speed; | |
1696 | status_change = 1; | |
1697 | } | |
1698 | ||
1699 | /* if any of the above changed restart the FEC */ | |
dbc64a8e | 1700 | if (status_change) { |
dbc64a8e | 1701 | napi_disable(&fep->napi); |
dbc64a8e | 1702 | netif_tx_lock_bh(ndev); |
ef83337d | 1703 | fec_restart(ndev); |
dbc64a8e | 1704 | netif_wake_queue(ndev); |
6af42d42 | 1705 | netif_tx_unlock_bh(ndev); |
dbc64a8e | 1706 | napi_enable(&fep->napi); |
dbc64a8e | 1707 | } |
d97e7497 LS |
1708 | } else { |
1709 | if (fep->link) { | |
f208ce10 RK |
1710 | napi_disable(&fep->napi); |
1711 | netif_tx_lock_bh(ndev); | |
c556167f | 1712 | fec_stop(ndev); |
f208ce10 RK |
1713 | netif_tx_unlock_bh(ndev); |
1714 | napi_enable(&fep->napi); | |
8d7ed0f0 | 1715 | fep->link = phy_dev->link; |
d97e7497 LS |
1716 | status_change = 1; |
1717 | } | |
1da177e4 | 1718 | } |
6aa20a22 | 1719 | |
e6b043d5 BW |
1720 | if (status_change) |
1721 | phy_print_status(phy_dev); | |
1722 | } | |
1da177e4 | 1723 | |
e6b043d5 | 1724 | static int fec_enet_mdio_read(struct mii_bus *bus, int mii_id, int regnum) |
1da177e4 | 1725 | { |
e6b043d5 | 1726 | struct fec_enet_private *fep = bus->priv; |
8fff755e | 1727 | struct device *dev = &fep->pdev->dev; |
97b72e43 | 1728 | unsigned long time_left; |
8fff755e AL |
1729 | int ret = 0; |
1730 | ||
1731 | ret = pm_runtime_get_sync(dev); | |
b0c6ce24 | 1732 | if (ret < 0) |
8fff755e | 1733 | return ret; |
1da177e4 | 1734 | |
e6b043d5 | 1735 | fep->mii_timeout = 0; |
aac27c7a | 1736 | reinit_completion(&fep->mdio_done); |
e6b043d5 BW |
1737 | |
1738 | /* start a read op */ | |
1739 | writel(FEC_MMFR_ST | FEC_MMFR_OP_READ | | |
1740 | FEC_MMFR_PA(mii_id) | FEC_MMFR_RA(regnum) | | |
1741 | FEC_MMFR_TA, fep->hwp + FEC_MII_DATA); | |
1742 | ||
1743 | /* wait for end of transfer */ | |
97b72e43 BS |
1744 | time_left = wait_for_completion_timeout(&fep->mdio_done, |
1745 | usecs_to_jiffies(FEC_MII_TIMEOUT)); | |
1746 | if (time_left == 0) { | |
1747 | fep->mii_timeout = 1; | |
31b7720c | 1748 | netdev_err(fep->netdev, "MDIO read timeout\n"); |
8fff755e AL |
1749 | ret = -ETIMEDOUT; |
1750 | goto out; | |
1da177e4 | 1751 | } |
1da177e4 | 1752 | |
8fff755e AL |
1753 | ret = FEC_MMFR_DATA(readl(fep->hwp + FEC_MII_DATA)); |
1754 | ||
1755 | out: | |
1756 | pm_runtime_mark_last_busy(dev); | |
1757 | pm_runtime_put_autosuspend(dev); | |
1758 | ||
1759 | return ret; | |
7dd6a2aa | 1760 | } |
6aa20a22 | 1761 | |
e6b043d5 BW |
1762 | static int fec_enet_mdio_write(struct mii_bus *bus, int mii_id, int regnum, |
1763 | u16 value) | |
1da177e4 | 1764 | { |
e6b043d5 | 1765 | struct fec_enet_private *fep = bus->priv; |
8fff755e | 1766 | struct device *dev = &fep->pdev->dev; |
97b72e43 | 1767 | unsigned long time_left; |
42ea4457 | 1768 | int ret; |
8fff755e AL |
1769 | |
1770 | ret = pm_runtime_get_sync(dev); | |
b0c6ce24 | 1771 | if (ret < 0) |
8fff755e | 1772 | return ret; |
42ea4457 MS |
1773 | else |
1774 | ret = 0; | |
1da177e4 | 1775 | |
e6b043d5 | 1776 | fep->mii_timeout = 0; |
aac27c7a | 1777 | reinit_completion(&fep->mdio_done); |
1da177e4 | 1778 | |
862f0982 SG |
1779 | /* start a write op */ |
1780 | writel(FEC_MMFR_ST | FEC_MMFR_OP_WRITE | | |
e6b043d5 BW |
1781 | FEC_MMFR_PA(mii_id) | FEC_MMFR_RA(regnum) | |
1782 | FEC_MMFR_TA | FEC_MMFR_DATA(value), | |
1783 | fep->hwp + FEC_MII_DATA); | |
1784 | ||
1785 | /* wait for end of transfer */ | |
97b72e43 BS |
1786 | time_left = wait_for_completion_timeout(&fep->mdio_done, |
1787 | usecs_to_jiffies(FEC_MII_TIMEOUT)); | |
1788 | if (time_left == 0) { | |
1789 | fep->mii_timeout = 1; | |
31b7720c | 1790 | netdev_err(fep->netdev, "MDIO write timeout\n"); |
8fff755e | 1791 | ret = -ETIMEDOUT; |
e6b043d5 | 1792 | } |
1da177e4 | 1793 | |
8fff755e AL |
1794 | pm_runtime_mark_last_busy(dev); |
1795 | pm_runtime_put_autosuspend(dev); | |
1796 | ||
1797 | return ret; | |
e6b043d5 | 1798 | } |
1da177e4 | 1799 | |
e8fcfcd5 NA |
1800 | static int fec_enet_clk_enable(struct net_device *ndev, bool enable) |
1801 | { | |
1802 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1803 | int ret; | |
1804 | ||
1805 | if (enable) { | |
1806 | ret = clk_prepare_enable(fep->clk_ahb); | |
1807 | if (ret) | |
1808 | return ret; | |
e8fcfcd5 NA |
1809 | if (fep->clk_enet_out) { |
1810 | ret = clk_prepare_enable(fep->clk_enet_out); | |
1811 | if (ret) | |
1812 | goto failed_clk_enet_out; | |
1813 | } | |
1814 | if (fep->clk_ptp) { | |
91c0d987 | 1815 | mutex_lock(&fep->ptp_clk_mutex); |
e8fcfcd5 | 1816 | ret = clk_prepare_enable(fep->clk_ptp); |
91c0d987 NA |
1817 | if (ret) { |
1818 | mutex_unlock(&fep->ptp_clk_mutex); | |
e8fcfcd5 | 1819 | goto failed_clk_ptp; |
91c0d987 NA |
1820 | } else { |
1821 | fep->ptp_clk_on = true; | |
1822 | } | |
1823 | mutex_unlock(&fep->ptp_clk_mutex); | |
e8fcfcd5 | 1824 | } |
9b5330ed FD |
1825 | if (fep->clk_ref) { |
1826 | ret = clk_prepare_enable(fep->clk_ref); | |
1827 | if (ret) | |
1828 | goto failed_clk_ref; | |
1829 | } | |
e8fcfcd5 NA |
1830 | } else { |
1831 | clk_disable_unprepare(fep->clk_ahb); | |
e8fcfcd5 NA |
1832 | if (fep->clk_enet_out) |
1833 | clk_disable_unprepare(fep->clk_enet_out); | |
91c0d987 NA |
1834 | if (fep->clk_ptp) { |
1835 | mutex_lock(&fep->ptp_clk_mutex); | |
e8fcfcd5 | 1836 | clk_disable_unprepare(fep->clk_ptp); |
91c0d987 NA |
1837 | fep->ptp_clk_on = false; |
1838 | mutex_unlock(&fep->ptp_clk_mutex); | |
1839 | } | |
9b5330ed FD |
1840 | if (fep->clk_ref) |
1841 | clk_disable_unprepare(fep->clk_ref); | |
e8fcfcd5 NA |
1842 | } |
1843 | ||
1844 | return 0; | |
9b5330ed FD |
1845 | |
1846 | failed_clk_ref: | |
1847 | if (fep->clk_ref) | |
1848 | clk_disable_unprepare(fep->clk_ref); | |
e8fcfcd5 NA |
1849 | failed_clk_ptp: |
1850 | if (fep->clk_enet_out) | |
1851 | clk_disable_unprepare(fep->clk_enet_out); | |
1852 | failed_clk_enet_out: | |
e8fcfcd5 NA |
1853 | clk_disable_unprepare(fep->clk_ahb); |
1854 | ||
1855 | return ret; | |
1856 | } | |
1857 | ||
c556167f | 1858 | static int fec_enet_mii_probe(struct net_device *ndev) |
562d2f8c | 1859 | { |
c556167f | 1860 | struct fec_enet_private *fep = netdev_priv(ndev); |
e6b043d5 | 1861 | struct phy_device *phy_dev = NULL; |
6fcc040f GU |
1862 | char mdio_bus_id[MII_BUS_ID_SIZE]; |
1863 | char phy_name[MII_BUS_ID_SIZE + 3]; | |
1864 | int phy_id; | |
43af940c | 1865 | int dev_id = fep->dev_id; |
562d2f8c | 1866 | |
418bd0d4 BW |
1867 | fep->phy_dev = NULL; |
1868 | ||
407066f8 UKK |
1869 | if (fep->phy_node) { |
1870 | phy_dev = of_phy_connect(ndev, fep->phy_node, | |
1871 | &fec_enet_adjust_link, 0, | |
1872 | fep->phy_interface); | |
213a9922 NA |
1873 | if (!phy_dev) |
1874 | return -ENODEV; | |
407066f8 UKK |
1875 | } else { |
1876 | /* check for attached phy */ | |
1877 | for (phy_id = 0; (phy_id < PHY_MAX_ADDR); phy_id++) { | |
7f854420 | 1878 | if (!mdiobus_is_registered_device(fep->mii_bus, phy_id)) |
407066f8 UKK |
1879 | continue; |
1880 | if (dev_id--) | |
1881 | continue; | |
949bdd20 | 1882 | strlcpy(mdio_bus_id, fep->mii_bus->id, MII_BUS_ID_SIZE); |
407066f8 UKK |
1883 | break; |
1884 | } | |
1da177e4 | 1885 | |
407066f8 UKK |
1886 | if (phy_id >= PHY_MAX_ADDR) { |
1887 | netdev_info(ndev, "no PHY, assuming direct connection to switch\n"); | |
949bdd20 | 1888 | strlcpy(mdio_bus_id, "fixed-0", MII_BUS_ID_SIZE); |
407066f8 UKK |
1889 | phy_id = 0; |
1890 | } | |
1891 | ||
1892 | snprintf(phy_name, sizeof(phy_name), | |
1893 | PHY_ID_FMT, mdio_bus_id, phy_id); | |
1894 | phy_dev = phy_connect(ndev, phy_name, &fec_enet_adjust_link, | |
1895 | fep->phy_interface); | |
6fcc040f GU |
1896 | } |
1897 | ||
6fcc040f | 1898 | if (IS_ERR(phy_dev)) { |
31b7720c | 1899 | netdev_err(ndev, "could not attach to PHY\n"); |
6fcc040f | 1900 | return PTR_ERR(phy_dev); |
e6b043d5 | 1901 | } |
1da177e4 | 1902 | |
e6b043d5 | 1903 | /* mask with MAC supported features */ |
6b7e4008 | 1904 | if (fep->quirks & FEC_QUIRK_HAS_GBIT) { |
230dec61 | 1905 | phy_dev->supported &= PHY_GBIT_FEATURES; |
b44592ff | 1906 | phy_dev->supported &= ~SUPPORTED_1000baseT_Half; |
d1391930 | 1907 | #if !defined(CONFIG_M5272) |
baa70a5c | 1908 | phy_dev->supported |= SUPPORTED_Pause; |
d1391930 | 1909 | #endif |
baa70a5c | 1910 | } |
230dec61 SG |
1911 | else |
1912 | phy_dev->supported &= PHY_BASIC_FEATURES; | |
1913 | ||
e6b043d5 | 1914 | phy_dev->advertising = phy_dev->supported; |
1da177e4 | 1915 | |
e6b043d5 BW |
1916 | fep->phy_dev = phy_dev; |
1917 | fep->link = 0; | |
1918 | fep->full_duplex = 0; | |
1da177e4 | 1919 | |
2220943a | 1920 | phy_attached_info(phy_dev); |
418bd0d4 | 1921 | |
e6b043d5 | 1922 | return 0; |
1da177e4 LT |
1923 | } |
1924 | ||
e6b043d5 | 1925 | static int fec_enet_mii_init(struct platform_device *pdev) |
562d2f8c | 1926 | { |
b5680e0b | 1927 | static struct mii_bus *fec0_mii_bus; |
c556167f UKK |
1928 | struct net_device *ndev = platform_get_drvdata(pdev); |
1929 | struct fec_enet_private *fep = netdev_priv(ndev); | |
407066f8 | 1930 | struct device_node *node; |
e7f4dc35 | 1931 | int err = -ENXIO; |
63c60732 | 1932 | u32 mii_speed, holdtime; |
6b265293 | 1933 | |
b5680e0b | 1934 | /* |
3d125f9c | 1935 | * The i.MX28 dual fec interfaces are not equal. |
b5680e0b SG |
1936 | * Here are the differences: |
1937 | * | |
1938 | * - fec0 supports MII & RMII modes while fec1 only supports RMII | |
1939 | * - fec0 acts as the 1588 time master while fec1 is slave | |
1940 | * - external phys can only be configured by fec0 | |
1941 | * | |
1942 | * That is to say fec1 can not work independently. It only works | |
1943 | * when fec0 is working. The reason behind this design is that the | |
1944 | * second interface is added primarily for Switch mode. | |
1945 | * | |
1946 | * Because of the last point above, both phys are attached on fec0 | |
1947 | * mdio interface in board design, and need to be configured by | |
1948 | * fec0 mii_bus. | |
1949 | */ | |
3d125f9c | 1950 | if ((fep->quirks & FEC_QUIRK_SINGLE_MDIO) && fep->dev_id > 0) { |
b5680e0b | 1951 | /* fec1 uses fec0 mii_bus */ |
e163cc97 LW |
1952 | if (mii_cnt && fec0_mii_bus) { |
1953 | fep->mii_bus = fec0_mii_bus; | |
1954 | mii_cnt++; | |
1955 | return 0; | |
1956 | } | |
1957 | return -ENOENT; | |
b5680e0b SG |
1958 | } |
1959 | ||
e6b043d5 | 1960 | fep->mii_timeout = 0; |
1da177e4 | 1961 | |
e6b043d5 BW |
1962 | /* |
1963 | * Set MII speed to 2.5 MHz (= clk_get_rate() / 2 * phy_speed) | |
230dec61 SG |
1964 | * |
1965 | * The formula for FEC MDC is 'ref_freq / (MII_SPEED x 2)' while | |
1966 | * for ENET-MAC is 'ref_freq / ((MII_SPEED + 1) x 2)'. The i.MX28 | |
1967 | * Reference Manual has an error on this, and gets fixed on i.MX6Q | |
1968 | * document. | |
e6b043d5 | 1969 | */ |
63c60732 | 1970 | mii_speed = DIV_ROUND_UP(clk_get_rate(fep->clk_ipg), 5000000); |
6b7e4008 | 1971 | if (fep->quirks & FEC_QUIRK_ENET_MAC) |
63c60732 UKK |
1972 | mii_speed--; |
1973 | if (mii_speed > 63) { | |
1974 | dev_err(&pdev->dev, | |
1975 | "fec clock (%lu) to fast to get right mii speed\n", | |
1976 | clk_get_rate(fep->clk_ipg)); | |
1977 | err = -EINVAL; | |
1978 | goto err_out; | |
1979 | } | |
1980 | ||
1981 | /* | |
1982 | * The i.MX28 and i.MX6 types have another filed in the MSCR (aka | |
1983 | * MII_SPEED) register that defines the MDIO output hold time. Earlier | |
1984 | * versions are RAZ there, so just ignore the difference and write the | |
1985 | * register always. | |
1986 | * The minimal hold time according to IEE802.3 (clause 22) is 10 ns. | |
1987 | * HOLDTIME + 1 is the number of clk cycles the fec is holding the | |
1988 | * output. | |
1989 | * The HOLDTIME bitfield takes values between 0 and 7 (inclusive). | |
1990 | * Given that ceil(clkrate / 5000000) <= 64, the calculation for | |
1991 | * holdtime cannot result in a value greater than 3. | |
1992 | */ | |
1993 | holdtime = DIV_ROUND_UP(clk_get_rate(fep->clk_ipg), 100000000) - 1; | |
1994 | ||
1995 | fep->phy_speed = mii_speed << 1 | holdtime << 8; | |
1996 | ||
e6b043d5 | 1997 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); |
1da177e4 | 1998 | |
e6b043d5 BW |
1999 | fep->mii_bus = mdiobus_alloc(); |
2000 | if (fep->mii_bus == NULL) { | |
2001 | err = -ENOMEM; | |
2002 | goto err_out; | |
1da177e4 LT |
2003 | } |
2004 | ||
e6b043d5 BW |
2005 | fep->mii_bus->name = "fec_enet_mii_bus"; |
2006 | fep->mii_bus->read = fec_enet_mdio_read; | |
2007 | fep->mii_bus->write = fec_enet_mdio_write; | |
391420f7 FF |
2008 | snprintf(fep->mii_bus->id, MII_BUS_ID_SIZE, "%s-%x", |
2009 | pdev->name, fep->dev_id + 1); | |
e6b043d5 BW |
2010 | fep->mii_bus->priv = fep; |
2011 | fep->mii_bus->parent = &pdev->dev; | |
2012 | ||
407066f8 UKK |
2013 | node = of_get_child_by_name(pdev->dev.of_node, "mdio"); |
2014 | if (node) { | |
2015 | err = of_mdiobus_register(fep->mii_bus, node); | |
2016 | of_node_put(node); | |
2017 | } else { | |
2018 | err = mdiobus_register(fep->mii_bus); | |
2019 | } | |
2020 | ||
2021 | if (err) | |
e7f4dc35 | 2022 | goto err_out_free_mdiobus; |
1da177e4 | 2023 | |
e163cc97 LW |
2024 | mii_cnt++; |
2025 | ||
b5680e0b | 2026 | /* save fec0 mii_bus */ |
3d125f9c | 2027 | if (fep->quirks & FEC_QUIRK_SINGLE_MDIO) |
b5680e0b SG |
2028 | fec0_mii_bus = fep->mii_bus; |
2029 | ||
e6b043d5 | 2030 | return 0; |
1da177e4 | 2031 | |
e6b043d5 BW |
2032 | err_out_free_mdiobus: |
2033 | mdiobus_free(fep->mii_bus); | |
2034 | err_out: | |
2035 | return err; | |
1da177e4 LT |
2036 | } |
2037 | ||
e6b043d5 | 2038 | static void fec_enet_mii_remove(struct fec_enet_private *fep) |
1da177e4 | 2039 | { |
e163cc97 LW |
2040 | if (--mii_cnt == 0) { |
2041 | mdiobus_unregister(fep->mii_bus); | |
e163cc97 LW |
2042 | mdiobus_free(fep->mii_bus); |
2043 | } | |
1da177e4 LT |
2044 | } |
2045 | ||
c556167f | 2046 | static int fec_enet_get_settings(struct net_device *ndev, |
e6b043d5 | 2047 | struct ethtool_cmd *cmd) |
1da177e4 | 2048 | { |
c556167f | 2049 | struct fec_enet_private *fep = netdev_priv(ndev); |
e6b043d5 | 2050 | struct phy_device *phydev = fep->phy_dev; |
1da177e4 | 2051 | |
e6b043d5 BW |
2052 | if (!phydev) |
2053 | return -ENODEV; | |
1da177e4 | 2054 | |
e6b043d5 | 2055 | return phy_ethtool_gset(phydev, cmd); |
1da177e4 LT |
2056 | } |
2057 | ||
c556167f | 2058 | static int fec_enet_set_settings(struct net_device *ndev, |
e6b043d5 | 2059 | struct ethtool_cmd *cmd) |
1da177e4 | 2060 | { |
c556167f | 2061 | struct fec_enet_private *fep = netdev_priv(ndev); |
e6b043d5 | 2062 | struct phy_device *phydev = fep->phy_dev; |
1da177e4 | 2063 | |
e6b043d5 BW |
2064 | if (!phydev) |
2065 | return -ENODEV; | |
1da177e4 | 2066 | |
e6b043d5 | 2067 | return phy_ethtool_sset(phydev, cmd); |
1da177e4 LT |
2068 | } |
2069 | ||
c556167f | 2070 | static void fec_enet_get_drvinfo(struct net_device *ndev, |
e6b043d5 | 2071 | struct ethtool_drvinfo *info) |
1da177e4 | 2072 | { |
c556167f | 2073 | struct fec_enet_private *fep = netdev_priv(ndev); |
6aa20a22 | 2074 | |
7826d43f JP |
2075 | strlcpy(info->driver, fep->pdev->dev.driver->name, |
2076 | sizeof(info->driver)); | |
2077 | strlcpy(info->version, "Revision: 1.0", sizeof(info->version)); | |
2078 | strlcpy(info->bus_info, dev_name(&ndev->dev), sizeof(info->bus_info)); | |
1da177e4 LT |
2079 | } |
2080 | ||
db65f35f PR |
2081 | static int fec_enet_get_regs_len(struct net_device *ndev) |
2082 | { | |
2083 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2084 | struct resource *r; | |
2085 | int s = 0; | |
2086 | ||
2087 | r = platform_get_resource(fep->pdev, IORESOURCE_MEM, 0); | |
2088 | if (r) | |
2089 | s = resource_size(r); | |
2090 | ||
2091 | return s; | |
2092 | } | |
2093 | ||
2094 | /* List of registers that can be safety be read to dump them with ethtool */ | |
2095 | #if defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x) || \ | |
05f3b50e | 2096 | defined(CONFIG_M520x) || defined(CONFIG_M532x) || defined(CONFIG_ARM) |
db65f35f PR |
2097 | static u32 fec_enet_register_offset[] = { |
2098 | FEC_IEVENT, FEC_IMASK, FEC_R_DES_ACTIVE_0, FEC_X_DES_ACTIVE_0, | |
2099 | FEC_ECNTRL, FEC_MII_DATA, FEC_MII_SPEED, FEC_MIB_CTRLSTAT, FEC_R_CNTRL, | |
2100 | FEC_X_CNTRL, FEC_ADDR_LOW, FEC_ADDR_HIGH, FEC_OPD, FEC_TXIC0, FEC_TXIC1, | |
2101 | FEC_TXIC2, FEC_RXIC0, FEC_RXIC1, FEC_RXIC2, FEC_HASH_TABLE_HIGH, | |
2102 | FEC_HASH_TABLE_LOW, FEC_GRP_HASH_TABLE_HIGH, FEC_GRP_HASH_TABLE_LOW, | |
2103 | FEC_X_WMRK, FEC_R_BOUND, FEC_R_FSTART, FEC_R_DES_START_1, | |
2104 | FEC_X_DES_START_1, FEC_R_BUFF_SIZE_1, FEC_R_DES_START_2, | |
2105 | FEC_X_DES_START_2, FEC_R_BUFF_SIZE_2, FEC_R_DES_START_0, | |
2106 | FEC_X_DES_START_0, FEC_R_BUFF_SIZE_0, FEC_R_FIFO_RSFL, FEC_R_FIFO_RSEM, | |
2107 | FEC_R_FIFO_RAEM, FEC_R_FIFO_RAFL, FEC_RACC, FEC_RCMR_1, FEC_RCMR_2, | |
2108 | FEC_DMA_CFG_1, FEC_DMA_CFG_2, FEC_R_DES_ACTIVE_1, FEC_X_DES_ACTIVE_1, | |
2109 | FEC_R_DES_ACTIVE_2, FEC_X_DES_ACTIVE_2, FEC_QOS_SCHEME, | |
2110 | RMON_T_DROP, RMON_T_PACKETS, RMON_T_BC_PKT, RMON_T_MC_PKT, | |
2111 | RMON_T_CRC_ALIGN, RMON_T_UNDERSIZE, RMON_T_OVERSIZE, RMON_T_FRAG, | |
2112 | RMON_T_JAB, RMON_T_COL, RMON_T_P64, RMON_T_P65TO127, RMON_T_P128TO255, | |
2113 | RMON_T_P256TO511, RMON_T_P512TO1023, RMON_T_P1024TO2047, | |
2114 | RMON_T_P_GTE2048, RMON_T_OCTETS, | |
2115 | IEEE_T_DROP, IEEE_T_FRAME_OK, IEEE_T_1COL, IEEE_T_MCOL, IEEE_T_DEF, | |
2116 | IEEE_T_LCOL, IEEE_T_EXCOL, IEEE_T_MACERR, IEEE_T_CSERR, IEEE_T_SQE, | |
2117 | IEEE_T_FDXFC, IEEE_T_OCTETS_OK, | |
2118 | RMON_R_PACKETS, RMON_R_BC_PKT, RMON_R_MC_PKT, RMON_R_CRC_ALIGN, | |
2119 | RMON_R_UNDERSIZE, RMON_R_OVERSIZE, RMON_R_FRAG, RMON_R_JAB, | |
2120 | RMON_R_RESVD_O, RMON_R_P64, RMON_R_P65TO127, RMON_R_P128TO255, | |
2121 | RMON_R_P256TO511, RMON_R_P512TO1023, RMON_R_P1024TO2047, | |
2122 | RMON_R_P_GTE2048, RMON_R_OCTETS, | |
2123 | IEEE_R_DROP, IEEE_R_FRAME_OK, IEEE_R_CRC, IEEE_R_ALIGN, IEEE_R_MACERR, | |
2124 | IEEE_R_FDXFC, IEEE_R_OCTETS_OK | |
2125 | }; | |
2126 | #else | |
2127 | static u32 fec_enet_register_offset[] = { | |
2128 | FEC_ECNTRL, FEC_IEVENT, FEC_IMASK, FEC_IVEC, FEC_R_DES_ACTIVE_0, | |
2129 | FEC_R_DES_ACTIVE_1, FEC_R_DES_ACTIVE_2, FEC_X_DES_ACTIVE_0, | |
2130 | FEC_X_DES_ACTIVE_1, FEC_X_DES_ACTIVE_2, FEC_MII_DATA, FEC_MII_SPEED, | |
2131 | FEC_R_BOUND, FEC_R_FSTART, FEC_X_WMRK, FEC_X_FSTART, FEC_R_CNTRL, | |
2132 | FEC_MAX_FRM_LEN, FEC_X_CNTRL, FEC_ADDR_LOW, FEC_ADDR_HIGH, | |
2133 | FEC_GRP_HASH_TABLE_HIGH, FEC_GRP_HASH_TABLE_LOW, FEC_R_DES_START_0, | |
2134 | FEC_R_DES_START_1, FEC_R_DES_START_2, FEC_X_DES_START_0, | |
2135 | FEC_X_DES_START_1, FEC_X_DES_START_2, FEC_R_BUFF_SIZE_0, | |
2136 | FEC_R_BUFF_SIZE_1, FEC_R_BUFF_SIZE_2 | |
2137 | }; | |
2138 | #endif | |
2139 | ||
2140 | static void fec_enet_get_regs(struct net_device *ndev, | |
2141 | struct ethtool_regs *regs, void *regbuf) | |
2142 | { | |
2143 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2144 | u32 __iomem *theregs = (u32 __iomem *)fep->hwp; | |
2145 | u32 *buf = (u32 *)regbuf; | |
2146 | u32 i, off; | |
2147 | ||
2148 | memset(buf, 0, regs->len); | |
2149 | ||
2150 | for (i = 0; i < ARRAY_SIZE(fec_enet_register_offset); i++) { | |
2151 | off = fec_enet_register_offset[i] / 4; | |
2152 | buf[off] = readl(&theregs[off]); | |
2153 | } | |
2154 | } | |
2155 | ||
5ebae489 FL |
2156 | static int fec_enet_get_ts_info(struct net_device *ndev, |
2157 | struct ethtool_ts_info *info) | |
2158 | { | |
2159 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2160 | ||
2161 | if (fep->bufdesc_ex) { | |
2162 | ||
2163 | info->so_timestamping = SOF_TIMESTAMPING_TX_SOFTWARE | | |
2164 | SOF_TIMESTAMPING_RX_SOFTWARE | | |
2165 | SOF_TIMESTAMPING_SOFTWARE | | |
2166 | SOF_TIMESTAMPING_TX_HARDWARE | | |
2167 | SOF_TIMESTAMPING_RX_HARDWARE | | |
2168 | SOF_TIMESTAMPING_RAW_HARDWARE; | |
2169 | if (fep->ptp_clock) | |
2170 | info->phc_index = ptp_clock_index(fep->ptp_clock); | |
2171 | else | |
2172 | info->phc_index = -1; | |
2173 | ||
2174 | info->tx_types = (1 << HWTSTAMP_TX_OFF) | | |
2175 | (1 << HWTSTAMP_TX_ON); | |
2176 | ||
2177 | info->rx_filters = (1 << HWTSTAMP_FILTER_NONE) | | |
2178 | (1 << HWTSTAMP_FILTER_ALL); | |
2179 | return 0; | |
2180 | } else { | |
2181 | return ethtool_op_get_ts_info(ndev, info); | |
2182 | } | |
2183 | } | |
2184 | ||
d1391930 GR |
2185 | #if !defined(CONFIG_M5272) |
2186 | ||
baa70a5c FL |
2187 | static void fec_enet_get_pauseparam(struct net_device *ndev, |
2188 | struct ethtool_pauseparam *pause) | |
2189 | { | |
2190 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2191 | ||
2192 | pause->autoneg = (fep->pause_flag & FEC_PAUSE_FLAG_AUTONEG) != 0; | |
2193 | pause->tx_pause = (fep->pause_flag & FEC_PAUSE_FLAG_ENABLE) != 0; | |
2194 | pause->rx_pause = pause->tx_pause; | |
2195 | } | |
2196 | ||
2197 | static int fec_enet_set_pauseparam(struct net_device *ndev, | |
2198 | struct ethtool_pauseparam *pause) | |
2199 | { | |
2200 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2201 | ||
0b146ca8 RK |
2202 | if (!fep->phy_dev) |
2203 | return -ENODEV; | |
2204 | ||
baa70a5c FL |
2205 | if (pause->tx_pause != pause->rx_pause) { |
2206 | netdev_info(ndev, | |
2207 | "hardware only support enable/disable both tx and rx"); | |
2208 | return -EINVAL; | |
2209 | } | |
2210 | ||
2211 | fep->pause_flag = 0; | |
2212 | ||
2213 | /* tx pause must be same as rx pause */ | |
2214 | fep->pause_flag |= pause->rx_pause ? FEC_PAUSE_FLAG_ENABLE : 0; | |
2215 | fep->pause_flag |= pause->autoneg ? FEC_PAUSE_FLAG_AUTONEG : 0; | |
2216 | ||
2217 | if (pause->rx_pause || pause->autoneg) { | |
2218 | fep->phy_dev->supported |= ADVERTISED_Pause; | |
2219 | fep->phy_dev->advertising |= ADVERTISED_Pause; | |
2220 | } else { | |
2221 | fep->phy_dev->supported &= ~ADVERTISED_Pause; | |
2222 | fep->phy_dev->advertising &= ~ADVERTISED_Pause; | |
2223 | } | |
2224 | ||
2225 | if (pause->autoneg) { | |
2226 | if (netif_running(ndev)) | |
2227 | fec_stop(ndev); | |
2228 | phy_start_aneg(fep->phy_dev); | |
2229 | } | |
dbc64a8e | 2230 | if (netif_running(ndev)) { |
dbc64a8e | 2231 | napi_disable(&fep->napi); |
dbc64a8e | 2232 | netif_tx_lock_bh(ndev); |
ef83337d | 2233 | fec_restart(ndev); |
dbc64a8e | 2234 | netif_wake_queue(ndev); |
6af42d42 | 2235 | netif_tx_unlock_bh(ndev); |
dbc64a8e | 2236 | napi_enable(&fep->napi); |
dbc64a8e | 2237 | } |
baa70a5c FL |
2238 | |
2239 | return 0; | |
2240 | } | |
2241 | ||
38ae92dc CH |
2242 | static const struct fec_stat { |
2243 | char name[ETH_GSTRING_LEN]; | |
2244 | u16 offset; | |
2245 | } fec_stats[] = { | |
2246 | /* RMON TX */ | |
2247 | { "tx_dropped", RMON_T_DROP }, | |
2248 | { "tx_packets", RMON_T_PACKETS }, | |
2249 | { "tx_broadcast", RMON_T_BC_PKT }, | |
2250 | { "tx_multicast", RMON_T_MC_PKT }, | |
2251 | { "tx_crc_errors", RMON_T_CRC_ALIGN }, | |
2252 | { "tx_undersize", RMON_T_UNDERSIZE }, | |
2253 | { "tx_oversize", RMON_T_OVERSIZE }, | |
2254 | { "tx_fragment", RMON_T_FRAG }, | |
2255 | { "tx_jabber", RMON_T_JAB }, | |
2256 | { "tx_collision", RMON_T_COL }, | |
2257 | { "tx_64byte", RMON_T_P64 }, | |
2258 | { "tx_65to127byte", RMON_T_P65TO127 }, | |
2259 | { "tx_128to255byte", RMON_T_P128TO255 }, | |
2260 | { "tx_256to511byte", RMON_T_P256TO511 }, | |
2261 | { "tx_512to1023byte", RMON_T_P512TO1023 }, | |
2262 | { "tx_1024to2047byte", RMON_T_P1024TO2047 }, | |
2263 | { "tx_GTE2048byte", RMON_T_P_GTE2048 }, | |
2264 | { "tx_octets", RMON_T_OCTETS }, | |
2265 | ||
2266 | /* IEEE TX */ | |
2267 | { "IEEE_tx_drop", IEEE_T_DROP }, | |
2268 | { "IEEE_tx_frame_ok", IEEE_T_FRAME_OK }, | |
2269 | { "IEEE_tx_1col", IEEE_T_1COL }, | |
2270 | { "IEEE_tx_mcol", IEEE_T_MCOL }, | |
2271 | { "IEEE_tx_def", IEEE_T_DEF }, | |
2272 | { "IEEE_tx_lcol", IEEE_T_LCOL }, | |
2273 | { "IEEE_tx_excol", IEEE_T_EXCOL }, | |
2274 | { "IEEE_tx_macerr", IEEE_T_MACERR }, | |
2275 | { "IEEE_tx_cserr", IEEE_T_CSERR }, | |
2276 | { "IEEE_tx_sqe", IEEE_T_SQE }, | |
2277 | { "IEEE_tx_fdxfc", IEEE_T_FDXFC }, | |
2278 | { "IEEE_tx_octets_ok", IEEE_T_OCTETS_OK }, | |
2279 | ||
2280 | /* RMON RX */ | |
2281 | { "rx_packets", RMON_R_PACKETS }, | |
2282 | { "rx_broadcast", RMON_R_BC_PKT }, | |
2283 | { "rx_multicast", RMON_R_MC_PKT }, | |
2284 | { "rx_crc_errors", RMON_R_CRC_ALIGN }, | |
2285 | { "rx_undersize", RMON_R_UNDERSIZE }, | |
2286 | { "rx_oversize", RMON_R_OVERSIZE }, | |
2287 | { "rx_fragment", RMON_R_FRAG }, | |
2288 | { "rx_jabber", RMON_R_JAB }, | |
2289 | { "rx_64byte", RMON_R_P64 }, | |
2290 | { "rx_65to127byte", RMON_R_P65TO127 }, | |
2291 | { "rx_128to255byte", RMON_R_P128TO255 }, | |
2292 | { "rx_256to511byte", RMON_R_P256TO511 }, | |
2293 | { "rx_512to1023byte", RMON_R_P512TO1023 }, | |
2294 | { "rx_1024to2047byte", RMON_R_P1024TO2047 }, | |
2295 | { "rx_GTE2048byte", RMON_R_P_GTE2048 }, | |
2296 | { "rx_octets", RMON_R_OCTETS }, | |
2297 | ||
2298 | /* IEEE RX */ | |
2299 | { "IEEE_rx_drop", IEEE_R_DROP }, | |
2300 | { "IEEE_rx_frame_ok", IEEE_R_FRAME_OK }, | |
2301 | { "IEEE_rx_crc", IEEE_R_CRC }, | |
2302 | { "IEEE_rx_align", IEEE_R_ALIGN }, | |
2303 | { "IEEE_rx_macerr", IEEE_R_MACERR }, | |
2304 | { "IEEE_rx_fdxfc", IEEE_R_FDXFC }, | |
2305 | { "IEEE_rx_octets_ok", IEEE_R_OCTETS_OK }, | |
2306 | }; | |
2307 | ||
2308 | static void fec_enet_get_ethtool_stats(struct net_device *dev, | |
2309 | struct ethtool_stats *stats, u64 *data) | |
2310 | { | |
2311 | struct fec_enet_private *fep = netdev_priv(dev); | |
2312 | int i; | |
2313 | ||
2314 | for (i = 0; i < ARRAY_SIZE(fec_stats); i++) | |
2315 | data[i] = readl(fep->hwp + fec_stats[i].offset); | |
2316 | } | |
2317 | ||
2318 | static void fec_enet_get_strings(struct net_device *netdev, | |
2319 | u32 stringset, u8 *data) | |
2320 | { | |
2321 | int i; | |
2322 | switch (stringset) { | |
2323 | case ETH_SS_STATS: | |
2324 | for (i = 0; i < ARRAY_SIZE(fec_stats); i++) | |
2325 | memcpy(data + i * ETH_GSTRING_LEN, | |
2326 | fec_stats[i].name, ETH_GSTRING_LEN); | |
2327 | break; | |
2328 | } | |
2329 | } | |
2330 | ||
2331 | static int fec_enet_get_sset_count(struct net_device *dev, int sset) | |
2332 | { | |
2333 | switch (sset) { | |
2334 | case ETH_SS_STATS: | |
2335 | return ARRAY_SIZE(fec_stats); | |
2336 | default: | |
2337 | return -EOPNOTSUPP; | |
2338 | } | |
2339 | } | |
d1391930 | 2340 | #endif /* !defined(CONFIG_M5272) */ |
38ae92dc | 2341 | |
32bc9b46 CH |
2342 | static int fec_enet_nway_reset(struct net_device *dev) |
2343 | { | |
2344 | struct fec_enet_private *fep = netdev_priv(dev); | |
2345 | struct phy_device *phydev = fep->phy_dev; | |
2346 | ||
2347 | if (!phydev) | |
2348 | return -ENODEV; | |
2349 | ||
2350 | return genphy_restart_aneg(phydev); | |
2351 | } | |
2352 | ||
d851b47b FD |
2353 | /* ITR clock source is enet system clock (clk_ahb). |
2354 | * TCTT unit is cycle_ns * 64 cycle | |
2355 | * So, the ICTT value = X us / (cycle_ns * 64) | |
2356 | */ | |
2357 | static int fec_enet_us_to_itr_clock(struct net_device *ndev, int us) | |
2358 | { | |
2359 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2360 | ||
2361 | return us * (fep->itr_clk_rate / 64000) / 1000; | |
2362 | } | |
2363 | ||
2364 | /* Set threshold for interrupt coalescing */ | |
2365 | static void fec_enet_itr_coal_set(struct net_device *ndev) | |
2366 | { | |
2367 | struct fec_enet_private *fep = netdev_priv(ndev); | |
d851b47b FD |
2368 | int rx_itr, tx_itr; |
2369 | ||
6b7e4008 | 2370 | if (!(fep->quirks & FEC_QUIRK_HAS_AVB)) |
d851b47b FD |
2371 | return; |
2372 | ||
2373 | /* Must be greater than zero to avoid unpredictable behavior */ | |
2374 | if (!fep->rx_time_itr || !fep->rx_pkts_itr || | |
2375 | !fep->tx_time_itr || !fep->tx_pkts_itr) | |
2376 | return; | |
2377 | ||
2378 | /* Select enet system clock as Interrupt Coalescing | |
2379 | * timer Clock Source | |
2380 | */ | |
2381 | rx_itr = FEC_ITR_CLK_SEL; | |
2382 | tx_itr = FEC_ITR_CLK_SEL; | |
2383 | ||
2384 | /* set ICFT and ICTT */ | |
2385 | rx_itr |= FEC_ITR_ICFT(fep->rx_pkts_itr); | |
2386 | rx_itr |= FEC_ITR_ICTT(fec_enet_us_to_itr_clock(ndev, fep->rx_time_itr)); | |
2387 | tx_itr |= FEC_ITR_ICFT(fep->tx_pkts_itr); | |
2388 | tx_itr |= FEC_ITR_ICTT(fec_enet_us_to_itr_clock(ndev, fep->tx_time_itr)); | |
2389 | ||
2390 | rx_itr |= FEC_ITR_EN; | |
2391 | tx_itr |= FEC_ITR_EN; | |
2392 | ||
2393 | writel(tx_itr, fep->hwp + FEC_TXIC0); | |
2394 | writel(rx_itr, fep->hwp + FEC_RXIC0); | |
2395 | writel(tx_itr, fep->hwp + FEC_TXIC1); | |
2396 | writel(rx_itr, fep->hwp + FEC_RXIC1); | |
2397 | writel(tx_itr, fep->hwp + FEC_TXIC2); | |
2398 | writel(rx_itr, fep->hwp + FEC_RXIC2); | |
2399 | } | |
2400 | ||
2401 | static int | |
2402 | fec_enet_get_coalesce(struct net_device *ndev, struct ethtool_coalesce *ec) | |
2403 | { | |
2404 | struct fec_enet_private *fep = netdev_priv(ndev); | |
d851b47b | 2405 | |
6b7e4008 | 2406 | if (!(fep->quirks & FEC_QUIRK_HAS_AVB)) |
d851b47b FD |
2407 | return -EOPNOTSUPP; |
2408 | ||
2409 | ec->rx_coalesce_usecs = fep->rx_time_itr; | |
2410 | ec->rx_max_coalesced_frames = fep->rx_pkts_itr; | |
2411 | ||
2412 | ec->tx_coalesce_usecs = fep->tx_time_itr; | |
2413 | ec->tx_max_coalesced_frames = fep->tx_pkts_itr; | |
2414 | ||
2415 | return 0; | |
2416 | } | |
2417 | ||
2418 | static int | |
2419 | fec_enet_set_coalesce(struct net_device *ndev, struct ethtool_coalesce *ec) | |
2420 | { | |
2421 | struct fec_enet_private *fep = netdev_priv(ndev); | |
d851b47b FD |
2422 | unsigned int cycle; |
2423 | ||
6b7e4008 | 2424 | if (!(fep->quirks & FEC_QUIRK_HAS_AVB)) |
d851b47b FD |
2425 | return -EOPNOTSUPP; |
2426 | ||
2427 | if (ec->rx_max_coalesced_frames > 255) { | |
2428 | pr_err("Rx coalesced frames exceed hardware limiation"); | |
2429 | return -EINVAL; | |
2430 | } | |
2431 | ||
2432 | if (ec->tx_max_coalesced_frames > 255) { | |
2433 | pr_err("Tx coalesced frame exceed hardware limiation"); | |
2434 | return -EINVAL; | |
2435 | } | |
2436 | ||
2437 | cycle = fec_enet_us_to_itr_clock(ndev, fep->rx_time_itr); | |
2438 | if (cycle > 0xFFFF) { | |
2439 | pr_err("Rx coalesed usec exceeed hardware limiation"); | |
2440 | return -EINVAL; | |
2441 | } | |
2442 | ||
2443 | cycle = fec_enet_us_to_itr_clock(ndev, fep->tx_time_itr); | |
2444 | if (cycle > 0xFFFF) { | |
2445 | pr_err("Rx coalesed usec exceeed hardware limiation"); | |
2446 | return -EINVAL; | |
2447 | } | |
2448 | ||
2449 | fep->rx_time_itr = ec->rx_coalesce_usecs; | |
2450 | fep->rx_pkts_itr = ec->rx_max_coalesced_frames; | |
2451 | ||
2452 | fep->tx_time_itr = ec->tx_coalesce_usecs; | |
2453 | fep->tx_pkts_itr = ec->tx_max_coalesced_frames; | |
2454 | ||
2455 | fec_enet_itr_coal_set(ndev); | |
2456 | ||
2457 | return 0; | |
2458 | } | |
2459 | ||
2460 | static void fec_enet_itr_coal_init(struct net_device *ndev) | |
2461 | { | |
2462 | struct ethtool_coalesce ec; | |
2463 | ||
2464 | ec.rx_coalesce_usecs = FEC_ITR_ICTT_DEFAULT; | |
2465 | ec.rx_max_coalesced_frames = FEC_ITR_ICFT_DEFAULT; | |
2466 | ||
2467 | ec.tx_coalesce_usecs = FEC_ITR_ICTT_DEFAULT; | |
2468 | ec.tx_max_coalesced_frames = FEC_ITR_ICFT_DEFAULT; | |
2469 | ||
2470 | fec_enet_set_coalesce(ndev, &ec); | |
2471 | } | |
2472 | ||
1b7bde6d NA |
2473 | static int fec_enet_get_tunable(struct net_device *netdev, |
2474 | const struct ethtool_tunable *tuna, | |
2475 | void *data) | |
2476 | { | |
2477 | struct fec_enet_private *fep = netdev_priv(netdev); | |
2478 | int ret = 0; | |
2479 | ||
2480 | switch (tuna->id) { | |
2481 | case ETHTOOL_RX_COPYBREAK: | |
2482 | *(u32 *)data = fep->rx_copybreak; | |
2483 | break; | |
2484 | default: | |
2485 | ret = -EINVAL; | |
2486 | break; | |
2487 | } | |
2488 | ||
2489 | return ret; | |
2490 | } | |
2491 | ||
2492 | static int fec_enet_set_tunable(struct net_device *netdev, | |
2493 | const struct ethtool_tunable *tuna, | |
2494 | const void *data) | |
2495 | { | |
2496 | struct fec_enet_private *fep = netdev_priv(netdev); | |
2497 | int ret = 0; | |
2498 | ||
2499 | switch (tuna->id) { | |
2500 | case ETHTOOL_RX_COPYBREAK: | |
2501 | fep->rx_copybreak = *(u32 *)data; | |
2502 | break; | |
2503 | default: | |
2504 | ret = -EINVAL; | |
2505 | break; | |
2506 | } | |
2507 | ||
2508 | return ret; | |
2509 | } | |
2510 | ||
de40ed31 NA |
2511 | static void |
2512 | fec_enet_get_wol(struct net_device *ndev, struct ethtool_wolinfo *wol) | |
2513 | { | |
2514 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2515 | ||
2516 | if (fep->wol_flag & FEC_WOL_HAS_MAGIC_PACKET) { | |
2517 | wol->supported = WAKE_MAGIC; | |
2518 | wol->wolopts = fep->wol_flag & FEC_WOL_FLAG_ENABLE ? WAKE_MAGIC : 0; | |
2519 | } else { | |
2520 | wol->supported = wol->wolopts = 0; | |
2521 | } | |
2522 | } | |
2523 | ||
2524 | static int | |
2525 | fec_enet_set_wol(struct net_device *ndev, struct ethtool_wolinfo *wol) | |
2526 | { | |
2527 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2528 | ||
2529 | if (!(fep->wol_flag & FEC_WOL_HAS_MAGIC_PACKET)) | |
2530 | return -EINVAL; | |
2531 | ||
2532 | if (wol->wolopts & ~WAKE_MAGIC) | |
2533 | return -EINVAL; | |
2534 | ||
2535 | device_set_wakeup_enable(&ndev->dev, wol->wolopts & WAKE_MAGIC); | |
2536 | if (device_may_wakeup(&ndev->dev)) { | |
2537 | fep->wol_flag |= FEC_WOL_FLAG_ENABLE; | |
2538 | if (fep->irq[0] > 0) | |
2539 | enable_irq_wake(fep->irq[0]); | |
2540 | } else { | |
2541 | fep->wol_flag &= (~FEC_WOL_FLAG_ENABLE); | |
2542 | if (fep->irq[0] > 0) | |
2543 | disable_irq_wake(fep->irq[0]); | |
2544 | } | |
2545 | ||
2546 | return 0; | |
2547 | } | |
2548 | ||
9b07be4b | 2549 | static const struct ethtool_ops fec_enet_ethtool_ops = { |
e6b043d5 BW |
2550 | .get_settings = fec_enet_get_settings, |
2551 | .set_settings = fec_enet_set_settings, | |
2552 | .get_drvinfo = fec_enet_get_drvinfo, | |
db65f35f PR |
2553 | .get_regs_len = fec_enet_get_regs_len, |
2554 | .get_regs = fec_enet_get_regs, | |
32bc9b46 | 2555 | .nway_reset = fec_enet_nway_reset, |
c1d7c48f | 2556 | .get_link = ethtool_op_get_link, |
d851b47b FD |
2557 | .get_coalesce = fec_enet_get_coalesce, |
2558 | .set_coalesce = fec_enet_set_coalesce, | |
38ae92dc | 2559 | #ifndef CONFIG_M5272 |
c1d7c48f RK |
2560 | .get_pauseparam = fec_enet_get_pauseparam, |
2561 | .set_pauseparam = fec_enet_set_pauseparam, | |
38ae92dc | 2562 | .get_strings = fec_enet_get_strings, |
c1d7c48f | 2563 | .get_ethtool_stats = fec_enet_get_ethtool_stats, |
38ae92dc CH |
2564 | .get_sset_count = fec_enet_get_sset_count, |
2565 | #endif | |
c1d7c48f | 2566 | .get_ts_info = fec_enet_get_ts_info, |
1b7bde6d NA |
2567 | .get_tunable = fec_enet_get_tunable, |
2568 | .set_tunable = fec_enet_set_tunable, | |
de40ed31 NA |
2569 | .get_wol = fec_enet_get_wol, |
2570 | .set_wol = fec_enet_set_wol, | |
e6b043d5 | 2571 | }; |
1da177e4 | 2572 | |
c556167f | 2573 | static int fec_enet_ioctl(struct net_device *ndev, struct ifreq *rq, int cmd) |
1da177e4 | 2574 | { |
c556167f | 2575 | struct fec_enet_private *fep = netdev_priv(ndev); |
e6b043d5 | 2576 | struct phy_device *phydev = fep->phy_dev; |
1da177e4 | 2577 | |
c556167f | 2578 | if (!netif_running(ndev)) |
e6b043d5 | 2579 | return -EINVAL; |
1da177e4 | 2580 | |
e6b043d5 BW |
2581 | if (!phydev) |
2582 | return -ENODEV; | |
2583 | ||
1d5244d0 BH |
2584 | if (fep->bufdesc_ex) { |
2585 | if (cmd == SIOCSHWTSTAMP) | |
2586 | return fec_ptp_set(ndev, rq); | |
2587 | if (cmd == SIOCGHWTSTAMP) | |
2588 | return fec_ptp_get(ndev, rq); | |
2589 | } | |
ff43da86 | 2590 | |
28b04113 | 2591 | return phy_mii_ioctl(phydev, rq, cmd); |
1da177e4 LT |
2592 | } |
2593 | ||
c556167f | 2594 | static void fec_enet_free_buffers(struct net_device *ndev) |
f0b3fbea | 2595 | { |
c556167f | 2596 | struct fec_enet_private *fep = netdev_priv(ndev); |
da2191e3 | 2597 | unsigned int i; |
f0b3fbea SH |
2598 | struct sk_buff *skb; |
2599 | struct bufdesc *bdp; | |
4d494cdc FD |
2600 | struct fec_enet_priv_tx_q *txq; |
2601 | struct fec_enet_priv_rx_q *rxq; | |
59d0f746 FL |
2602 | unsigned int q; |
2603 | ||
2604 | for (q = 0; q < fep->num_rx_queues; q++) { | |
2605 | rxq = fep->rx_queue[q]; | |
7355f276 TK |
2606 | bdp = rxq->bd.base; |
2607 | for (i = 0; i < rxq->bd.ring_size; i++) { | |
59d0f746 FL |
2608 | skb = rxq->rx_skbuff[i]; |
2609 | rxq->rx_skbuff[i] = NULL; | |
2610 | if (skb) { | |
2611 | dma_unmap_single(&fep->pdev->dev, | |
5cfa3039 | 2612 | fec32_to_cpu(bdp->cbd_bufaddr), |
b64bf4b7 | 2613 | FEC_ENET_RX_FRSIZE - fep->rx_align, |
59d0f746 FL |
2614 | DMA_FROM_DEVICE); |
2615 | dev_kfree_skb(skb); | |
2616 | } | |
7355f276 | 2617 | bdp = fec_enet_get_nextdesc(bdp, &rxq->bd); |
59d0f746 FL |
2618 | } |
2619 | } | |
4d494cdc | 2620 | |
59d0f746 FL |
2621 | for (q = 0; q < fep->num_tx_queues; q++) { |
2622 | txq = fep->tx_queue[q]; | |
7355f276 TK |
2623 | bdp = txq->bd.base; |
2624 | for (i = 0; i < txq->bd.ring_size; i++) { | |
59d0f746 FL |
2625 | kfree(txq->tx_bounce[i]); |
2626 | txq->tx_bounce[i] = NULL; | |
2627 | skb = txq->tx_skbuff[i]; | |
2628 | txq->tx_skbuff[i] = NULL; | |
f0b3fbea | 2629 | dev_kfree_skb(skb); |
730ee360 | 2630 | } |
f0b3fbea | 2631 | } |
59d0f746 | 2632 | } |
f0b3fbea | 2633 | |
59d0f746 FL |
2634 | static void fec_enet_free_queue(struct net_device *ndev) |
2635 | { | |
2636 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2637 | int i; | |
2638 | struct fec_enet_priv_tx_q *txq; | |
2639 | ||
2640 | for (i = 0; i < fep->num_tx_queues; i++) | |
2641 | if (fep->tx_queue[i] && fep->tx_queue[i]->tso_hdrs) { | |
2642 | txq = fep->tx_queue[i]; | |
2643 | dma_free_coherent(NULL, | |
7355f276 | 2644 | txq->bd.ring_size * TSO_HEADER_SIZE, |
59d0f746 FL |
2645 | txq->tso_hdrs, |
2646 | txq->tso_hdrs_dma); | |
2647 | } | |
2648 | ||
2649 | for (i = 0; i < fep->num_rx_queues; i++) | |
1b4b32c6 | 2650 | kfree(fep->rx_queue[i]); |
59d0f746 | 2651 | for (i = 0; i < fep->num_tx_queues; i++) |
1b4b32c6 | 2652 | kfree(fep->tx_queue[i]); |
59d0f746 FL |
2653 | } |
2654 | ||
2655 | static int fec_enet_alloc_queue(struct net_device *ndev) | |
2656 | { | |
2657 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2658 | int i; | |
2659 | int ret = 0; | |
2660 | struct fec_enet_priv_tx_q *txq; | |
2661 | ||
2662 | for (i = 0; i < fep->num_tx_queues; i++) { | |
2663 | txq = kzalloc(sizeof(*txq), GFP_KERNEL); | |
2664 | if (!txq) { | |
2665 | ret = -ENOMEM; | |
2666 | goto alloc_failed; | |
2667 | } | |
2668 | ||
2669 | fep->tx_queue[i] = txq; | |
7355f276 TK |
2670 | txq->bd.ring_size = TX_RING_SIZE; |
2671 | fep->total_tx_ring_size += fep->tx_queue[i]->bd.ring_size; | |
59d0f746 FL |
2672 | |
2673 | txq->tx_stop_threshold = FEC_MAX_SKB_DESCS; | |
2674 | txq->tx_wake_threshold = | |
7355f276 | 2675 | (txq->bd.ring_size - txq->tx_stop_threshold) / 2; |
59d0f746 FL |
2676 | |
2677 | txq->tso_hdrs = dma_alloc_coherent(NULL, | |
7355f276 | 2678 | txq->bd.ring_size * TSO_HEADER_SIZE, |
59d0f746 FL |
2679 | &txq->tso_hdrs_dma, |
2680 | GFP_KERNEL); | |
2681 | if (!txq->tso_hdrs) { | |
2682 | ret = -ENOMEM; | |
2683 | goto alloc_failed; | |
2684 | } | |
8b7c9efa | 2685 | } |
59d0f746 FL |
2686 | |
2687 | for (i = 0; i < fep->num_rx_queues; i++) { | |
2688 | fep->rx_queue[i] = kzalloc(sizeof(*fep->rx_queue[i]), | |
2689 | GFP_KERNEL); | |
2690 | if (!fep->rx_queue[i]) { | |
2691 | ret = -ENOMEM; | |
2692 | goto alloc_failed; | |
2693 | } | |
2694 | ||
7355f276 TK |
2695 | fep->rx_queue[i]->bd.ring_size = RX_RING_SIZE; |
2696 | fep->total_rx_ring_size += fep->rx_queue[i]->bd.ring_size; | |
59d0f746 FL |
2697 | } |
2698 | return ret; | |
2699 | ||
2700 | alloc_failed: | |
2701 | fec_enet_free_queue(ndev); | |
2702 | return ret; | |
f0b3fbea SH |
2703 | } |
2704 | ||
59d0f746 FL |
2705 | static int |
2706 | fec_enet_alloc_rxq_buffers(struct net_device *ndev, unsigned int queue) | |
f0b3fbea | 2707 | { |
c556167f | 2708 | struct fec_enet_private *fep = netdev_priv(ndev); |
da2191e3 | 2709 | unsigned int i; |
f0b3fbea SH |
2710 | struct sk_buff *skb; |
2711 | struct bufdesc *bdp; | |
4d494cdc | 2712 | struct fec_enet_priv_rx_q *rxq; |
f0b3fbea | 2713 | |
59d0f746 | 2714 | rxq = fep->rx_queue[queue]; |
7355f276 TK |
2715 | bdp = rxq->bd.base; |
2716 | for (i = 0; i < rxq->bd.ring_size; i++) { | |
b72061a3 | 2717 | skb = netdev_alloc_skb(ndev, FEC_ENET_RX_FRSIZE); |
ffdce2cc RK |
2718 | if (!skb) |
2719 | goto err_alloc; | |
f0b3fbea | 2720 | |
1b7bde6d | 2721 | if (fec_enet_new_rxbdp(ndev, bdp, skb)) { |
730ee360 | 2722 | dev_kfree_skb(skb); |
ffdce2cc | 2723 | goto err_alloc; |
d842a31f | 2724 | } |
730ee360 | 2725 | |
4d494cdc | 2726 | rxq->rx_skbuff[i] = skb; |
5cfa3039 | 2727 | bdp->cbd_sc = cpu_to_fec16(BD_ENET_RX_EMPTY); |
ff43da86 FL |
2728 | |
2729 | if (fep->bufdesc_ex) { | |
2730 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; | |
5cfa3039 | 2731 | ebdp->cbd_esc = cpu_to_fec32(BD_ENET_RX_INT); |
ff43da86 FL |
2732 | } |
2733 | ||
7355f276 | 2734 | bdp = fec_enet_get_nextdesc(bdp, &rxq->bd); |
f0b3fbea SH |
2735 | } |
2736 | ||
2737 | /* Set the last buffer to wrap. */ | |
7355f276 | 2738 | bdp = fec_enet_get_prevdesc(bdp, &rxq->bd); |
5cfa3039 | 2739 | bdp->cbd_sc |= cpu_to_fec16(BD_SC_WRAP); |
59d0f746 | 2740 | return 0; |
f0b3fbea | 2741 | |
59d0f746 FL |
2742 | err_alloc: |
2743 | fec_enet_free_buffers(ndev); | |
2744 | return -ENOMEM; | |
2745 | } | |
2746 | ||
2747 | static int | |
2748 | fec_enet_alloc_txq_buffers(struct net_device *ndev, unsigned int queue) | |
2749 | { | |
2750 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2751 | unsigned int i; | |
2752 | struct bufdesc *bdp; | |
2753 | struct fec_enet_priv_tx_q *txq; | |
2754 | ||
2755 | txq = fep->tx_queue[queue]; | |
7355f276 TK |
2756 | bdp = txq->bd.base; |
2757 | for (i = 0; i < txq->bd.ring_size; i++) { | |
4d494cdc FD |
2758 | txq->tx_bounce[i] = kmalloc(FEC_ENET_TX_FRSIZE, GFP_KERNEL); |
2759 | if (!txq->tx_bounce[i]) | |
ffdce2cc | 2760 | goto err_alloc; |
f0b3fbea | 2761 | |
5cfa3039 JB |
2762 | bdp->cbd_sc = cpu_to_fec16(0); |
2763 | bdp->cbd_bufaddr = cpu_to_fec32(0); | |
6605b730 | 2764 | |
ff43da86 FL |
2765 | if (fep->bufdesc_ex) { |
2766 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; | |
5cfa3039 | 2767 | ebdp->cbd_esc = cpu_to_fec32(BD_ENET_TX_INT); |
ff43da86 FL |
2768 | } |
2769 | ||
7355f276 | 2770 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
f0b3fbea SH |
2771 | } |
2772 | ||
2773 | /* Set the last buffer to wrap. */ | |
7355f276 | 2774 | bdp = fec_enet_get_prevdesc(bdp, &txq->bd); |
5cfa3039 | 2775 | bdp->cbd_sc |= cpu_to_fec16(BD_SC_WRAP); |
f0b3fbea SH |
2776 | |
2777 | return 0; | |
ffdce2cc RK |
2778 | |
2779 | err_alloc: | |
2780 | fec_enet_free_buffers(ndev); | |
2781 | return -ENOMEM; | |
f0b3fbea SH |
2782 | } |
2783 | ||
59d0f746 FL |
2784 | static int fec_enet_alloc_buffers(struct net_device *ndev) |
2785 | { | |
2786 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2787 | unsigned int i; | |
2788 | ||
2789 | for (i = 0; i < fep->num_rx_queues; i++) | |
2790 | if (fec_enet_alloc_rxq_buffers(ndev, i)) | |
2791 | return -ENOMEM; | |
2792 | ||
2793 | for (i = 0; i < fep->num_tx_queues; i++) | |
2794 | if (fec_enet_alloc_txq_buffers(ndev, i)) | |
2795 | return -ENOMEM; | |
2796 | return 0; | |
2797 | } | |
2798 | ||
1da177e4 | 2799 | static int |
c556167f | 2800 | fec_enet_open(struct net_device *ndev) |
1da177e4 | 2801 | { |
c556167f | 2802 | struct fec_enet_private *fep = netdev_priv(ndev); |
f0b3fbea | 2803 | int ret; |
1da177e4 | 2804 | |
8fff755e | 2805 | ret = pm_runtime_get_sync(&fep->pdev->dev); |
b0c6ce24 | 2806 | if (ret < 0) |
8fff755e AL |
2807 | return ret; |
2808 | ||
5bbde4d2 | 2809 | pinctrl_pm_select_default_state(&fep->pdev->dev); |
e8fcfcd5 NA |
2810 | ret = fec_enet_clk_enable(ndev, true); |
2811 | if (ret) | |
8fff755e | 2812 | goto clk_enable; |
e8fcfcd5 | 2813 | |
1da177e4 LT |
2814 | /* I should reset the ring buffers here, but I don't yet know |
2815 | * a simple way to do that. | |
2816 | */ | |
1da177e4 | 2817 | |
c556167f | 2818 | ret = fec_enet_alloc_buffers(ndev); |
f0b3fbea | 2819 | if (ret) |
681d2421 | 2820 | goto err_enet_alloc; |
f0b3fbea | 2821 | |
55dd2753 NA |
2822 | /* Init MAC prior to mii bus probe */ |
2823 | fec_restart(ndev); | |
2824 | ||
418bd0d4 | 2825 | /* Probe and connect to PHY when open the interface */ |
c556167f | 2826 | ret = fec_enet_mii_probe(ndev); |
681d2421 FE |
2827 | if (ret) |
2828 | goto err_enet_mii_probe; | |
ce5eaf02 RK |
2829 | |
2830 | napi_enable(&fep->napi); | |
e6b043d5 | 2831 | phy_start(fep->phy_dev); |
4d494cdc FD |
2832 | netif_tx_start_all_queues(ndev); |
2833 | ||
de40ed31 NA |
2834 | device_set_wakeup_enable(&ndev->dev, fep->wol_flag & |
2835 | FEC_WOL_FLAG_ENABLE); | |
2836 | ||
22f6b860 | 2837 | return 0; |
681d2421 FE |
2838 | |
2839 | err_enet_mii_probe: | |
2840 | fec_enet_free_buffers(ndev); | |
2841 | err_enet_alloc: | |
2842 | fec_enet_clk_enable(ndev, false); | |
8fff755e AL |
2843 | clk_enable: |
2844 | pm_runtime_mark_last_busy(&fep->pdev->dev); | |
2845 | pm_runtime_put_autosuspend(&fep->pdev->dev); | |
681d2421 FE |
2846 | pinctrl_pm_select_sleep_state(&fep->pdev->dev); |
2847 | return ret; | |
1da177e4 LT |
2848 | } |
2849 | ||
2850 | static int | |
c556167f | 2851 | fec_enet_close(struct net_device *ndev) |
1da177e4 | 2852 | { |
c556167f | 2853 | struct fec_enet_private *fep = netdev_priv(ndev); |
1da177e4 | 2854 | |
d76cfae9 RK |
2855 | phy_stop(fep->phy_dev); |
2856 | ||
31a6de34 RK |
2857 | if (netif_device_present(ndev)) { |
2858 | napi_disable(&fep->napi); | |
2859 | netif_tx_disable(ndev); | |
8bbbd3c1 | 2860 | fec_stop(ndev); |
31a6de34 | 2861 | } |
1da177e4 | 2862 | |
635cf17c | 2863 | phy_disconnect(fep->phy_dev); |
0b146ca8 | 2864 | fep->phy_dev = NULL; |
418bd0d4 | 2865 | |
e8fcfcd5 | 2866 | fec_enet_clk_enable(ndev, false); |
5bbde4d2 | 2867 | pinctrl_pm_select_sleep_state(&fep->pdev->dev); |
8fff755e AL |
2868 | pm_runtime_mark_last_busy(&fep->pdev->dev); |
2869 | pm_runtime_put_autosuspend(&fep->pdev->dev); | |
2870 | ||
db8880bc | 2871 | fec_enet_free_buffers(ndev); |
f0b3fbea | 2872 | |
1da177e4 LT |
2873 | return 0; |
2874 | } | |
2875 | ||
1da177e4 LT |
2876 | /* Set or clear the multicast filter for this adaptor. |
2877 | * Skeleton taken from sunlance driver. | |
2878 | * The CPM Ethernet implementation allows Multicast as well as individual | |
2879 | * MAC address filtering. Some of the drivers check to make sure it is | |
2880 | * a group multicast address, and discard those that are not. I guess I | |
2881 | * will do the same for now, but just remove the test if you want | |
2882 | * individual filtering as well (do the upper net layers want or support | |
2883 | * this kind of feature?). | |
2884 | */ | |
2885 | ||
2886 | #define HASH_BITS 6 /* #bits in hash */ | |
2887 | #define CRC32_POLY 0xEDB88320 | |
2888 | ||
c556167f | 2889 | static void set_multicast_list(struct net_device *ndev) |
1da177e4 | 2890 | { |
c556167f | 2891 | struct fec_enet_private *fep = netdev_priv(ndev); |
22bedad3 | 2892 | struct netdev_hw_addr *ha; |
48e2f183 | 2893 | unsigned int i, bit, data, crc, tmp; |
1da177e4 LT |
2894 | unsigned char hash; |
2895 | ||
c556167f | 2896 | if (ndev->flags & IFF_PROMISC) { |
f44d6305 SH |
2897 | tmp = readl(fep->hwp + FEC_R_CNTRL); |
2898 | tmp |= 0x8; | |
2899 | writel(tmp, fep->hwp + FEC_R_CNTRL); | |
4e831836 SH |
2900 | return; |
2901 | } | |
1da177e4 | 2902 | |
4e831836 SH |
2903 | tmp = readl(fep->hwp + FEC_R_CNTRL); |
2904 | tmp &= ~0x8; | |
2905 | writel(tmp, fep->hwp + FEC_R_CNTRL); | |
2906 | ||
c556167f | 2907 | if (ndev->flags & IFF_ALLMULTI) { |
4e831836 SH |
2908 | /* Catch all multicast addresses, so set the |
2909 | * filter to all 1's | |
2910 | */ | |
2911 | writel(0xffffffff, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
2912 | writel(0xffffffff, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
2913 | ||
2914 | return; | |
2915 | } | |
2916 | ||
2917 | /* Clear filter and add the addresses in hash register | |
2918 | */ | |
2919 | writel(0, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
2920 | writel(0, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
2921 | ||
c556167f | 2922 | netdev_for_each_mc_addr(ha, ndev) { |
4e831836 SH |
2923 | /* calculate crc32 value of mac address */ |
2924 | crc = 0xffffffff; | |
2925 | ||
c556167f | 2926 | for (i = 0; i < ndev->addr_len; i++) { |
22bedad3 | 2927 | data = ha->addr[i]; |
4e831836 SH |
2928 | for (bit = 0; bit < 8; bit++, data >>= 1) { |
2929 | crc = (crc >> 1) ^ | |
2930 | (((crc ^ data) & 1) ? CRC32_POLY : 0); | |
1da177e4 LT |
2931 | } |
2932 | } | |
4e831836 SH |
2933 | |
2934 | /* only upper 6 bits (HASH_BITS) are used | |
2935 | * which point to specific bit in he hash registers | |
2936 | */ | |
2937 | hash = (crc >> (32 - HASH_BITS)) & 0x3f; | |
2938 | ||
2939 | if (hash > 31) { | |
2940 | tmp = readl(fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
2941 | tmp |= 1 << (hash - 32); | |
2942 | writel(tmp, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
2943 | } else { | |
2944 | tmp = readl(fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
2945 | tmp |= 1 << hash; | |
2946 | writel(tmp, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
2947 | } | |
1da177e4 LT |
2948 | } |
2949 | } | |
2950 | ||
22f6b860 | 2951 | /* Set a MAC change in hardware. */ |
009fda83 | 2952 | static int |
c556167f | 2953 | fec_set_mac_address(struct net_device *ndev, void *p) |
1da177e4 | 2954 | { |
c556167f | 2955 | struct fec_enet_private *fep = netdev_priv(ndev); |
009fda83 SH |
2956 | struct sockaddr *addr = p; |
2957 | ||
44934fac LS |
2958 | if (addr) { |
2959 | if (!is_valid_ether_addr(addr->sa_data)) | |
2960 | return -EADDRNOTAVAIL; | |
2961 | memcpy(ndev->dev_addr, addr->sa_data, ndev->addr_len); | |
2962 | } | |
1da177e4 | 2963 | |
9638d19e NA |
2964 | /* Add netif status check here to avoid system hang in below case: |
2965 | * ifconfig ethx down; ifconfig ethx hw ether xx:xx:xx:xx:xx:xx; | |
2966 | * After ethx down, fec all clocks are gated off and then register | |
2967 | * access causes system hang. | |
2968 | */ | |
2969 | if (!netif_running(ndev)) | |
2970 | return 0; | |
2971 | ||
c556167f UKK |
2972 | writel(ndev->dev_addr[3] | (ndev->dev_addr[2] << 8) | |
2973 | (ndev->dev_addr[1] << 16) | (ndev->dev_addr[0] << 24), | |
f44d6305 | 2974 | fep->hwp + FEC_ADDR_LOW); |
c556167f | 2975 | writel((ndev->dev_addr[5] << 16) | (ndev->dev_addr[4] << 24), |
7cff0943 | 2976 | fep->hwp + FEC_ADDR_HIGH); |
009fda83 | 2977 | return 0; |
1da177e4 LT |
2978 | } |
2979 | ||
7f5c6add | 2980 | #ifdef CONFIG_NET_POLL_CONTROLLER |
49ce9c2c BH |
2981 | /** |
2982 | * fec_poll_controller - FEC Poll controller function | |
7f5c6add XJ |
2983 | * @dev: The FEC network adapter |
2984 | * | |
2985 | * Polled functionality used by netconsole and others in non interrupt mode | |
2986 | * | |
2987 | */ | |
47a5247f | 2988 | static void fec_poll_controller(struct net_device *dev) |
7f5c6add XJ |
2989 | { |
2990 | int i; | |
2991 | struct fec_enet_private *fep = netdev_priv(dev); | |
2992 | ||
2993 | for (i = 0; i < FEC_IRQ_NUM; i++) { | |
2994 | if (fep->irq[i] > 0) { | |
2995 | disable_irq(fep->irq[i]); | |
2996 | fec_enet_interrupt(fep->irq[i], dev); | |
2997 | enable_irq(fep->irq[i]); | |
2998 | } | |
2999 | } | |
3000 | } | |
3001 | #endif | |
3002 | ||
5bc26726 | 3003 | static inline void fec_enet_set_netdev_features(struct net_device *netdev, |
4c09eed9 JB |
3004 | netdev_features_t features) |
3005 | { | |
3006 | struct fec_enet_private *fep = netdev_priv(netdev); | |
3007 | netdev_features_t changed = features ^ netdev->features; | |
3008 | ||
3009 | netdev->features = features; | |
3010 | ||
3011 | /* Receive checksum has been changed */ | |
3012 | if (changed & NETIF_F_RXCSUM) { | |
3013 | if (features & NETIF_F_RXCSUM) | |
3014 | fep->csum_flags |= FLAG_RX_CSUM_ENABLED; | |
3015 | else | |
3016 | fep->csum_flags &= ~FLAG_RX_CSUM_ENABLED; | |
8506fa1d | 3017 | } |
5bc26726 NA |
3018 | } |
3019 | ||
3020 | static int fec_set_features(struct net_device *netdev, | |
3021 | netdev_features_t features) | |
3022 | { | |
3023 | struct fec_enet_private *fep = netdev_priv(netdev); | |
3024 | netdev_features_t changed = features ^ netdev->features; | |
4c09eed9 | 3025 | |
5b40f709 | 3026 | if (netif_running(netdev) && changed & NETIF_F_RXCSUM) { |
5bc26726 NA |
3027 | napi_disable(&fep->napi); |
3028 | netif_tx_lock_bh(netdev); | |
3029 | fec_stop(netdev); | |
3030 | fec_enet_set_netdev_features(netdev, features); | |
ef83337d | 3031 | fec_restart(netdev); |
4d494cdc | 3032 | netif_tx_wake_all_queues(netdev); |
8506fa1d RK |
3033 | netif_tx_unlock_bh(netdev); |
3034 | napi_enable(&fep->napi); | |
5bc26726 NA |
3035 | } else { |
3036 | fec_enet_set_netdev_features(netdev, features); | |
4c09eed9 JB |
3037 | } |
3038 | ||
3039 | return 0; | |
3040 | } | |
3041 | ||
009fda83 SH |
3042 | static const struct net_device_ops fec_netdev_ops = { |
3043 | .ndo_open = fec_enet_open, | |
3044 | .ndo_stop = fec_enet_close, | |
3045 | .ndo_start_xmit = fec_enet_start_xmit, | |
afc4b13d | 3046 | .ndo_set_rx_mode = set_multicast_list, |
635ecaa7 | 3047 | .ndo_change_mtu = eth_change_mtu, |
009fda83 SH |
3048 | .ndo_validate_addr = eth_validate_addr, |
3049 | .ndo_tx_timeout = fec_timeout, | |
3050 | .ndo_set_mac_address = fec_set_mac_address, | |
db8880bc | 3051 | .ndo_do_ioctl = fec_enet_ioctl, |
7f5c6add XJ |
3052 | #ifdef CONFIG_NET_POLL_CONTROLLER |
3053 | .ndo_poll_controller = fec_poll_controller, | |
3054 | #endif | |
4c09eed9 | 3055 | .ndo_set_features = fec_set_features, |
009fda83 SH |
3056 | }; |
3057 | ||
53bb20d1 TK |
3058 | static const unsigned short offset_des_active_rxq[] = { |
3059 | FEC_R_DES_ACTIVE_0, FEC_R_DES_ACTIVE_1, FEC_R_DES_ACTIVE_2 | |
3060 | }; | |
3061 | ||
3062 | static const unsigned short offset_des_active_txq[] = { | |
3063 | FEC_X_DES_ACTIVE_0, FEC_X_DES_ACTIVE_1, FEC_X_DES_ACTIVE_2 | |
3064 | }; | |
3065 | ||
1da177e4 LT |
3066 | /* |
3067 | * XXX: We need to clean up on failure exits here. | |
ead73183 | 3068 | * |
1da177e4 | 3069 | */ |
c556167f | 3070 | static int fec_enet_init(struct net_device *ndev) |
1da177e4 | 3071 | { |
c556167f | 3072 | struct fec_enet_private *fep = netdev_priv(ndev); |
f0b3fbea | 3073 | struct bufdesc *cbd_base; |
4d494cdc | 3074 | dma_addr_t bd_dma; |
55d0218a | 3075 | int bd_size; |
59d0f746 | 3076 | unsigned int i; |
7355f276 TK |
3077 | unsigned dsize = fep->bufdesc_ex ? sizeof(struct bufdesc_ex) : |
3078 | sizeof(struct bufdesc); | |
3079 | unsigned dsize_log2 = __fls(dsize); | |
55d0218a | 3080 | |
7355f276 | 3081 | WARN_ON(dsize != (1 << dsize_log2)); |
41ef84ce FD |
3082 | #if defined(CONFIG_ARM) |
3083 | fep->rx_align = 0xf; | |
3084 | fep->tx_align = 0xf; | |
3085 | #else | |
3086 | fep->rx_align = 0x3; | |
3087 | fep->tx_align = 0x3; | |
3088 | #endif | |
3089 | ||
59d0f746 | 3090 | fec_enet_alloc_queue(ndev); |
79f33912 | 3091 | |
7355f276 | 3092 | bd_size = (fep->total_tx_ring_size + fep->total_rx_ring_size) * dsize; |
1da177e4 | 3093 | |
8d4dd5cf | 3094 | /* Allocate memory for buffer descriptors. */ |
c0a1a0a6 LS |
3095 | cbd_base = dmam_alloc_coherent(&fep->pdev->dev, bd_size, &bd_dma, |
3096 | GFP_KERNEL); | |
4d494cdc | 3097 | if (!cbd_base) { |
79f33912 NA |
3098 | return -ENOMEM; |
3099 | } | |
3100 | ||
4d494cdc | 3101 | memset(cbd_base, 0, bd_size); |
1da177e4 | 3102 | |
49da97dc | 3103 | /* Get the Ethernet address */ |
c556167f | 3104 | fec_get_mac(ndev); |
44934fac LS |
3105 | /* make sure MAC we just acquired is programmed into the hw */ |
3106 | fec_set_mac_address(ndev, NULL); | |
1da177e4 | 3107 | |
8d4dd5cf | 3108 | /* Set receive and transmit descriptor base. */ |
59d0f746 | 3109 | for (i = 0; i < fep->num_rx_queues; i++) { |
7355f276 TK |
3110 | struct fec_enet_priv_rx_q *rxq = fep->rx_queue[i]; |
3111 | unsigned size = dsize * rxq->bd.ring_size; | |
3112 | ||
3113 | rxq->bd.qid = i; | |
3114 | rxq->bd.base = cbd_base; | |
3115 | rxq->bd.cur = cbd_base; | |
3116 | rxq->bd.dma = bd_dma; | |
3117 | rxq->bd.dsize = dsize; | |
3118 | rxq->bd.dsize_log2 = dsize_log2; | |
53bb20d1 | 3119 | rxq->bd.reg_desc_active = fep->hwp + offset_des_active_rxq[i]; |
7355f276 TK |
3120 | bd_dma += size; |
3121 | cbd_base = (struct bufdesc *)(((void *)cbd_base) + size); | |
3122 | rxq->bd.last = (struct bufdesc *)(((void *)cbd_base) - dsize); | |
59d0f746 FL |
3123 | } |
3124 | ||
3125 | for (i = 0; i < fep->num_tx_queues; i++) { | |
7355f276 TK |
3126 | struct fec_enet_priv_tx_q *txq = fep->tx_queue[i]; |
3127 | unsigned size = dsize * txq->bd.ring_size; | |
3128 | ||
3129 | txq->bd.qid = i; | |
3130 | txq->bd.base = cbd_base; | |
3131 | txq->bd.cur = cbd_base; | |
3132 | txq->bd.dma = bd_dma; | |
3133 | txq->bd.dsize = dsize; | |
3134 | txq->bd.dsize_log2 = dsize_log2; | |
53bb20d1 | 3135 | txq->bd.reg_desc_active = fep->hwp + offset_des_active_txq[i]; |
7355f276 TK |
3136 | bd_dma += size; |
3137 | cbd_base = (struct bufdesc *)(((void *)cbd_base) + size); | |
3138 | txq->bd.last = (struct bufdesc *)(((void *)cbd_base) - dsize); | |
59d0f746 | 3139 | } |
4d494cdc | 3140 | |
1da177e4 | 3141 | |
22f6b860 | 3142 | /* The FEC Ethernet specific entries in the device structure */ |
c556167f UKK |
3143 | ndev->watchdog_timeo = TX_TIMEOUT; |
3144 | ndev->netdev_ops = &fec_netdev_ops; | |
3145 | ndev->ethtool_ops = &fec_enet_ethtool_ops; | |
633e7533 | 3146 | |
dc975382 | 3147 | writel(FEC_RX_DISABLED_IMASK, fep->hwp + FEC_IMASK); |
322555f5 | 3148 | netif_napi_add(ndev, &fep->napi, fec_enet_rx_napi, NAPI_POLL_WEIGHT); |
dc975382 | 3149 | |
6b7e4008 | 3150 | if (fep->quirks & FEC_QUIRK_HAS_VLAN) |
cdffcf1b JB |
3151 | /* enable hw VLAN support */ |
3152 | ndev->features |= NETIF_F_HW_VLAN_CTAG_RX; | |
cdffcf1b | 3153 | |
6b7e4008 | 3154 | if (fep->quirks & FEC_QUIRK_HAS_CSUM) { |
79f33912 NA |
3155 | ndev->gso_max_segs = FEC_MAX_TSO_SEGS; |
3156 | ||
48496255 SG |
3157 | /* enable hw accelerator */ |
3158 | ndev->features |= (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM | |
79f33912 | 3159 | | NETIF_F_RXCSUM | NETIF_F_SG | NETIF_F_TSO); |
48496255 SG |
3160 | fep->csum_flags |= FLAG_RX_CSUM_ENABLED; |
3161 | } | |
4c09eed9 | 3162 | |
6b7e4008 | 3163 | if (fep->quirks & FEC_QUIRK_HAS_AVB) { |
41ef84ce FD |
3164 | fep->tx_align = 0; |
3165 | fep->rx_align = 0x3f; | |
3166 | } | |
3167 | ||
09d1e541 NA |
3168 | ndev->hw_features = ndev->features; |
3169 | ||
ef83337d | 3170 | fec_restart(ndev); |
1da177e4 | 3171 | |
1da177e4 LT |
3172 | return 0; |
3173 | } | |
3174 | ||
ca2cc333 | 3175 | #ifdef CONFIG_OF |
33897cc8 | 3176 | static void fec_reset_phy(struct platform_device *pdev) |
ca2cc333 SG |
3177 | { |
3178 | int err, phy_reset; | |
a3caad0a | 3179 | int msec = 1; |
ca2cc333 SG |
3180 | struct device_node *np = pdev->dev.of_node; |
3181 | ||
3182 | if (!np) | |
a9b2c8ef | 3183 | return; |
ca2cc333 | 3184 | |
a3caad0a SG |
3185 | of_property_read_u32(np, "phy-reset-duration", &msec); |
3186 | /* A sane reset duration should not be longer than 1s */ | |
3187 | if (msec > 1000) | |
3188 | msec = 1; | |
3189 | ||
ca2cc333 | 3190 | phy_reset = of_get_named_gpio(np, "phy-reset-gpios", 0); |
07dcf8e9 FE |
3191 | if (!gpio_is_valid(phy_reset)) |
3192 | return; | |
3193 | ||
119fc007 SG |
3194 | err = devm_gpio_request_one(&pdev->dev, phy_reset, |
3195 | GPIOF_OUT_INIT_LOW, "phy-reset"); | |
ca2cc333 | 3196 | if (err) { |
07dcf8e9 | 3197 | dev_err(&pdev->dev, "failed to get phy-reset-gpios: %d\n", err); |
a9b2c8ef | 3198 | return; |
ca2cc333 | 3199 | } |
a3caad0a | 3200 | msleep(msec); |
f4444574 | 3201 | gpio_set_value_cansleep(phy_reset, 1); |
ca2cc333 SG |
3202 | } |
3203 | #else /* CONFIG_OF */ | |
0c7768a0 | 3204 | static void fec_reset_phy(struct platform_device *pdev) |
ca2cc333 SG |
3205 | { |
3206 | /* | |
3207 | * In case of platform probe, the reset has been done | |
3208 | * by machine code. | |
3209 | */ | |
ca2cc333 SG |
3210 | } |
3211 | #endif /* CONFIG_OF */ | |
3212 | ||
9fc095f1 FD |
3213 | static void |
3214 | fec_enet_get_queue_num(struct platform_device *pdev, int *num_tx, int *num_rx) | |
3215 | { | |
3216 | struct device_node *np = pdev->dev.of_node; | |
9fc095f1 FD |
3217 | |
3218 | *num_tx = *num_rx = 1; | |
3219 | ||
3220 | if (!np || !of_device_is_available(np)) | |
3221 | return; | |
3222 | ||
3223 | /* parse the num of tx and rx queues */ | |
73b1c90d | 3224 | of_property_read_u32(np, "fsl,num-tx-queues", num_tx); |
b7bd75cf | 3225 | |
73b1c90d | 3226 | of_property_read_u32(np, "fsl,num-rx-queues", num_rx); |
9fc095f1 FD |
3227 | |
3228 | if (*num_tx < 1 || *num_tx > FEC_ENET_MAX_TX_QS) { | |
b7bd75cf FL |
3229 | dev_warn(&pdev->dev, "Invalid num_tx(=%d), fall back to 1\n", |
3230 | *num_tx); | |
9fc095f1 FD |
3231 | *num_tx = 1; |
3232 | return; | |
3233 | } | |
3234 | ||
3235 | if (*num_rx < 1 || *num_rx > FEC_ENET_MAX_RX_QS) { | |
b7bd75cf FL |
3236 | dev_warn(&pdev->dev, "Invalid num_rx(=%d), fall back to 1\n", |
3237 | *num_rx); | |
9fc095f1 FD |
3238 | *num_rx = 1; |
3239 | return; | |
3240 | } | |
3241 | ||
3242 | } | |
3243 | ||
33897cc8 | 3244 | static int |
ead73183 SH |
3245 | fec_probe(struct platform_device *pdev) |
3246 | { | |
3247 | struct fec_enet_private *fep; | |
5eb32bd0 | 3248 | struct fec_platform_data *pdata; |
ead73183 SH |
3249 | struct net_device *ndev; |
3250 | int i, irq, ret = 0; | |
3251 | struct resource *r; | |
ca2cc333 | 3252 | const struct of_device_id *of_id; |
43af940c | 3253 | static int dev_id; |
407066f8 | 3254 | struct device_node *np = pdev->dev.of_node, *phy_node; |
b7bd75cf FL |
3255 | int num_tx_qs; |
3256 | int num_rx_qs; | |
ca2cc333 | 3257 | |
9fc095f1 FD |
3258 | fec_enet_get_queue_num(pdev, &num_tx_qs, &num_rx_qs); |
3259 | ||
ead73183 | 3260 | /* Init network device */ |
9fc095f1 FD |
3261 | ndev = alloc_etherdev_mqs(sizeof(struct fec_enet_private), |
3262 | num_tx_qs, num_rx_qs); | |
83e519b6 FE |
3263 | if (!ndev) |
3264 | return -ENOMEM; | |
ead73183 SH |
3265 | |
3266 | SET_NETDEV_DEV(ndev, &pdev->dev); | |
3267 | ||
3268 | /* setup board info structure */ | |
3269 | fep = netdev_priv(ndev); | |
ead73183 | 3270 | |
6b7e4008 LW |
3271 | of_id = of_match_device(fec_dt_ids, &pdev->dev); |
3272 | if (of_id) | |
3273 | pdev->id_entry = of_id->data; | |
3274 | fep->quirks = pdev->id_entry->driver_data; | |
3275 | ||
0c818594 | 3276 | fep->netdev = ndev; |
9fc095f1 FD |
3277 | fep->num_rx_queues = num_rx_qs; |
3278 | fep->num_tx_queues = num_tx_qs; | |
3279 | ||
d1391930 | 3280 | #if !defined(CONFIG_M5272) |
baa70a5c | 3281 | /* default enable pause frame auto negotiation */ |
6b7e4008 | 3282 | if (fep->quirks & FEC_QUIRK_HAS_GBIT) |
baa70a5c | 3283 | fep->pause_flag |= FEC_PAUSE_FLAG_AUTONEG; |
d1391930 | 3284 | #endif |
baa70a5c | 3285 | |
5bbde4d2 NA |
3286 | /* Select default pin state */ |
3287 | pinctrl_pm_select_default_state(&pdev->dev); | |
3288 | ||
399db75b | 3289 | r = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
941e173a TB |
3290 | fep->hwp = devm_ioremap_resource(&pdev->dev, r); |
3291 | if (IS_ERR(fep->hwp)) { | |
3292 | ret = PTR_ERR(fep->hwp); | |
3293 | goto failed_ioremap; | |
3294 | } | |
3295 | ||
e6b043d5 | 3296 | fep->pdev = pdev; |
43af940c | 3297 | fep->dev_id = dev_id++; |
ead73183 | 3298 | |
ead73183 SH |
3299 | platform_set_drvdata(pdev, ndev); |
3300 | ||
de40ed31 NA |
3301 | if (of_get_property(np, "fsl,magic-packet", NULL)) |
3302 | fep->wol_flag |= FEC_WOL_HAS_MAGIC_PACKET; | |
3303 | ||
407066f8 UKK |
3304 | phy_node = of_parse_phandle(np, "phy-handle", 0); |
3305 | if (!phy_node && of_phy_is_fixed_link(np)) { | |
3306 | ret = of_phy_register_fixed_link(np); | |
3307 | if (ret < 0) { | |
3308 | dev_err(&pdev->dev, | |
3309 | "broken fixed-link specification\n"); | |
3310 | goto failed_phy; | |
3311 | } | |
3312 | phy_node = of_node_get(np); | |
3313 | } | |
3314 | fep->phy_node = phy_node; | |
3315 | ||
6c5f7808 | 3316 | ret = of_get_phy_mode(pdev->dev.of_node); |
ca2cc333 | 3317 | if (ret < 0) { |
94660ba0 | 3318 | pdata = dev_get_platdata(&pdev->dev); |
ca2cc333 SG |
3319 | if (pdata) |
3320 | fep->phy_interface = pdata->phy; | |
3321 | else | |
3322 | fep->phy_interface = PHY_INTERFACE_MODE_MII; | |
3323 | } else { | |
3324 | fep->phy_interface = ret; | |
3325 | } | |
3326 | ||
f4d40de3 SH |
3327 | fep->clk_ipg = devm_clk_get(&pdev->dev, "ipg"); |
3328 | if (IS_ERR(fep->clk_ipg)) { | |
3329 | ret = PTR_ERR(fep->clk_ipg); | |
ead73183 SH |
3330 | goto failed_clk; |
3331 | } | |
f4d40de3 SH |
3332 | |
3333 | fep->clk_ahb = devm_clk_get(&pdev->dev, "ahb"); | |
3334 | if (IS_ERR(fep->clk_ahb)) { | |
3335 | ret = PTR_ERR(fep->clk_ahb); | |
3336 | goto failed_clk; | |
3337 | } | |
3338 | ||
d851b47b FD |
3339 | fep->itr_clk_rate = clk_get_rate(fep->clk_ahb); |
3340 | ||
daa7d392 WS |
3341 | /* enet_out is optional, depends on board */ |
3342 | fep->clk_enet_out = devm_clk_get(&pdev->dev, "enet_out"); | |
3343 | if (IS_ERR(fep->clk_enet_out)) | |
3344 | fep->clk_enet_out = NULL; | |
3345 | ||
91c0d987 NA |
3346 | fep->ptp_clk_on = false; |
3347 | mutex_init(&fep->ptp_clk_mutex); | |
9b5330ed FD |
3348 | |
3349 | /* clk_ref is optional, depends on board */ | |
3350 | fep->clk_ref = devm_clk_get(&pdev->dev, "enet_clk_ref"); | |
3351 | if (IS_ERR(fep->clk_ref)) | |
3352 | fep->clk_ref = NULL; | |
3353 | ||
6b7e4008 | 3354 | fep->bufdesc_ex = fep->quirks & FEC_QUIRK_HAS_BUFDESC_EX; |
6605b730 FL |
3355 | fep->clk_ptp = devm_clk_get(&pdev->dev, "ptp"); |
3356 | if (IS_ERR(fep->clk_ptp)) { | |
c29dc2d7 | 3357 | fep->clk_ptp = NULL; |
217b5844 | 3358 | fep->bufdesc_ex = false; |
6605b730 | 3359 | } |
6605b730 | 3360 | |
e8fcfcd5 | 3361 | ret = fec_enet_clk_enable(ndev, true); |
13a097bd FE |
3362 | if (ret) |
3363 | goto failed_clk; | |
3364 | ||
8fff755e AL |
3365 | ret = clk_prepare_enable(fep->clk_ipg); |
3366 | if (ret) | |
3367 | goto failed_clk_ipg; | |
3368 | ||
f4e9f3d2 FE |
3369 | fep->reg_phy = devm_regulator_get(&pdev->dev, "phy"); |
3370 | if (!IS_ERR(fep->reg_phy)) { | |
3371 | ret = regulator_enable(fep->reg_phy); | |
5fa9c0fe SG |
3372 | if (ret) { |
3373 | dev_err(&pdev->dev, | |
3374 | "Failed to enable phy regulator: %d\n", ret); | |
3375 | goto failed_regulator; | |
3376 | } | |
f6a4d607 FE |
3377 | } else { |
3378 | fep->reg_phy = NULL; | |
5fa9c0fe SG |
3379 | } |
3380 | ||
8fff755e AL |
3381 | pm_runtime_set_autosuspend_delay(&pdev->dev, FEC_MDIO_PM_TIMEOUT); |
3382 | pm_runtime_use_autosuspend(&pdev->dev); | |
14d2b7c1 | 3383 | pm_runtime_get_noresume(&pdev->dev); |
8fff755e AL |
3384 | pm_runtime_set_active(&pdev->dev); |
3385 | pm_runtime_enable(&pdev->dev); | |
3386 | ||
2ca9b2aa SG |
3387 | fec_reset_phy(pdev); |
3388 | ||
e2f8d555 | 3389 | if (fep->bufdesc_ex) |
ca162a82 | 3390 | fec_ptp_init(pdev); |
e2f8d555 FE |
3391 | |
3392 | ret = fec_enet_init(ndev); | |
3393 | if (ret) | |
3394 | goto failed_init; | |
3395 | ||
3396 | for (i = 0; i < FEC_IRQ_NUM; i++) { | |
3397 | irq = platform_get_irq(pdev, i); | |
3398 | if (irq < 0) { | |
3399 | if (i) | |
3400 | break; | |
3401 | ret = irq; | |
3402 | goto failed_irq; | |
3403 | } | |
0d9b2ab1 | 3404 | ret = devm_request_irq(&pdev->dev, irq, fec_enet_interrupt, |
44a272dd | 3405 | 0, pdev->name, ndev); |
0d9b2ab1 | 3406 | if (ret) |
e2f8d555 | 3407 | goto failed_irq; |
de40ed31 NA |
3408 | |
3409 | fep->irq[i] = irq; | |
e2f8d555 FE |
3410 | } |
3411 | ||
b4d39b53 | 3412 | init_completion(&fep->mdio_done); |
e6b043d5 BW |
3413 | ret = fec_enet_mii_init(pdev); |
3414 | if (ret) | |
3415 | goto failed_mii_init; | |
3416 | ||
03c698c9 OS |
3417 | /* Carrier starts down, phylib will bring it up */ |
3418 | netif_carrier_off(ndev); | |
e8fcfcd5 | 3419 | fec_enet_clk_enable(ndev, false); |
5bbde4d2 | 3420 | pinctrl_pm_select_sleep_state(&pdev->dev); |
03c698c9 | 3421 | |
ead73183 SH |
3422 | ret = register_netdev(ndev); |
3423 | if (ret) | |
3424 | goto failed_register; | |
3425 | ||
de40ed31 NA |
3426 | device_init_wakeup(&ndev->dev, fep->wol_flag & |
3427 | FEC_WOL_HAS_MAGIC_PACKET); | |
3428 | ||
eb1d0640 FE |
3429 | if (fep->bufdesc_ex && fep->ptp_clock) |
3430 | netdev_info(ndev, "registered PHC device %d\n", fep->dev_id); | |
3431 | ||
1b7bde6d | 3432 | fep->rx_copybreak = COPYBREAK_DEFAULT; |
36cdc743 | 3433 | INIT_WORK(&fep->tx_timeout_work, fec_enet_timeout_work); |
8fff755e AL |
3434 | |
3435 | pm_runtime_mark_last_busy(&pdev->dev); | |
3436 | pm_runtime_put_autosuspend(&pdev->dev); | |
3437 | ||
ead73183 SH |
3438 | return 0; |
3439 | ||
3440 | failed_register: | |
e6b043d5 BW |
3441 | fec_enet_mii_remove(fep); |
3442 | failed_mii_init: | |
7a2bbd8d | 3443 | failed_irq: |
7a2bbd8d | 3444 | failed_init: |
32cba57b | 3445 | fec_ptp_stop(pdev); |
f6a4d607 FE |
3446 | if (fep->reg_phy) |
3447 | regulator_disable(fep->reg_phy); | |
5fa9c0fe | 3448 | failed_regulator: |
8fff755e AL |
3449 | clk_disable_unprepare(fep->clk_ipg); |
3450 | failed_clk_ipg: | |
e8fcfcd5 | 3451 | fec_enet_clk_enable(ndev, false); |
ead73183 | 3452 | failed_clk: |
407066f8 UKK |
3453 | failed_phy: |
3454 | of_node_put(phy_node); | |
ead73183 SH |
3455 | failed_ioremap: |
3456 | free_netdev(ndev); | |
3457 | ||
3458 | return ret; | |
3459 | } | |
3460 | ||
33897cc8 | 3461 | static int |
ead73183 SH |
3462 | fec_drv_remove(struct platform_device *pdev) |
3463 | { | |
3464 | struct net_device *ndev = platform_get_drvdata(pdev); | |
3465 | struct fec_enet_private *fep = netdev_priv(ndev); | |
3466 | ||
36cdc743 | 3467 | cancel_work_sync(&fep->tx_timeout_work); |
32cba57b | 3468 | fec_ptp_stop(pdev); |
e163cc97 | 3469 | unregister_netdev(ndev); |
e6b043d5 | 3470 | fec_enet_mii_remove(fep); |
f6a4d607 FE |
3471 | if (fep->reg_phy) |
3472 | regulator_disable(fep->reg_phy); | |
407066f8 | 3473 | of_node_put(fep->phy_node); |
ead73183 | 3474 | free_netdev(ndev); |
28e2188e | 3475 | |
ead73183 SH |
3476 | return 0; |
3477 | } | |
3478 | ||
dd66d386 | 3479 | static int __maybe_unused fec_suspend(struct device *dev) |
ead73183 | 3480 | { |
87cad5c3 | 3481 | struct net_device *ndev = dev_get_drvdata(dev); |
04e5216d | 3482 | struct fec_enet_private *fep = netdev_priv(ndev); |
ead73183 | 3483 | |
da1774e5 | 3484 | rtnl_lock(); |
04e5216d | 3485 | if (netif_running(ndev)) { |
de40ed31 NA |
3486 | if (fep->wol_flag & FEC_WOL_FLAG_ENABLE) |
3487 | fep->wol_flag |= FEC_WOL_FLAG_SLEEP_ON; | |
d76cfae9 | 3488 | phy_stop(fep->phy_dev); |
31a6de34 RK |
3489 | napi_disable(&fep->napi); |
3490 | netif_tx_lock_bh(ndev); | |
04e5216d | 3491 | netif_device_detach(ndev); |
31a6de34 RK |
3492 | netif_tx_unlock_bh(ndev); |
3493 | fec_stop(ndev); | |
f4c4a4e0 | 3494 | fec_enet_clk_enable(ndev, false); |
de40ed31 NA |
3495 | if (!(fep->wol_flag & FEC_WOL_FLAG_ENABLE)) |
3496 | pinctrl_pm_select_sleep_state(&fep->pdev->dev); | |
ead73183 | 3497 | } |
da1774e5 RK |
3498 | rtnl_unlock(); |
3499 | ||
de40ed31 | 3500 | if (fep->reg_phy && !(fep->wol_flag & FEC_WOL_FLAG_ENABLE)) |
238f7bc7 FE |
3501 | regulator_disable(fep->reg_phy); |
3502 | ||
858eeb7d NA |
3503 | /* SOC supply clock to phy, when clock is disabled, phy link down |
3504 | * SOC control phy regulator, when regulator is disabled, phy link down | |
3505 | */ | |
3506 | if (fep->clk_enet_out || fep->reg_phy) | |
3507 | fep->link = 0; | |
3508 | ||
ead73183 SH |
3509 | return 0; |
3510 | } | |
3511 | ||
dd66d386 | 3512 | static int __maybe_unused fec_resume(struct device *dev) |
ead73183 | 3513 | { |
87cad5c3 | 3514 | struct net_device *ndev = dev_get_drvdata(dev); |
04e5216d | 3515 | struct fec_enet_private *fep = netdev_priv(ndev); |
de40ed31 | 3516 | struct fec_platform_data *pdata = fep->pdev->dev.platform_data; |
238f7bc7 | 3517 | int ret; |
de40ed31 | 3518 | int val; |
238f7bc7 | 3519 | |
de40ed31 | 3520 | if (fep->reg_phy && !(fep->wol_flag & FEC_WOL_FLAG_ENABLE)) { |
238f7bc7 FE |
3521 | ret = regulator_enable(fep->reg_phy); |
3522 | if (ret) | |
3523 | return ret; | |
3524 | } | |
ead73183 | 3525 | |
da1774e5 | 3526 | rtnl_lock(); |
04e5216d | 3527 | if (netif_running(ndev)) { |
f4c4a4e0 NA |
3528 | ret = fec_enet_clk_enable(ndev, true); |
3529 | if (ret) { | |
3530 | rtnl_unlock(); | |
3531 | goto failed_clk; | |
3532 | } | |
de40ed31 NA |
3533 | if (fep->wol_flag & FEC_WOL_FLAG_ENABLE) { |
3534 | if (pdata && pdata->sleep_mode_enable) | |
3535 | pdata->sleep_mode_enable(false); | |
3536 | val = readl(fep->hwp + FEC_ECNTRL); | |
3537 | val &= ~(FEC_ECR_MAGICEN | FEC_ECR_SLEEP); | |
3538 | writel(val, fep->hwp + FEC_ECNTRL); | |
3539 | fep->wol_flag &= ~FEC_WOL_FLAG_SLEEP_ON; | |
3540 | } else { | |
3541 | pinctrl_pm_select_default_state(&fep->pdev->dev); | |
3542 | } | |
ef83337d | 3543 | fec_restart(ndev); |
31a6de34 | 3544 | netif_tx_lock_bh(ndev); |
6af42d42 | 3545 | netif_device_attach(ndev); |
dbc64a8e | 3546 | netif_tx_unlock_bh(ndev); |
6af42d42 | 3547 | napi_enable(&fep->napi); |
d76cfae9 | 3548 | phy_start(fep->phy_dev); |
ead73183 | 3549 | } |
da1774e5 | 3550 | rtnl_unlock(); |
04e5216d | 3551 | |
ead73183 | 3552 | return 0; |
13a097bd | 3553 | |
e8fcfcd5 | 3554 | failed_clk: |
13a097bd FE |
3555 | if (fep->reg_phy) |
3556 | regulator_disable(fep->reg_phy); | |
3557 | return ret; | |
ead73183 SH |
3558 | } |
3559 | ||
8fff755e AL |
3560 | static int __maybe_unused fec_runtime_suspend(struct device *dev) |
3561 | { | |
3562 | struct net_device *ndev = dev_get_drvdata(dev); | |
3563 | struct fec_enet_private *fep = netdev_priv(ndev); | |
3564 | ||
3565 | clk_disable_unprepare(fep->clk_ipg); | |
3566 | ||
3567 | return 0; | |
3568 | } | |
3569 | ||
3570 | static int __maybe_unused fec_runtime_resume(struct device *dev) | |
3571 | { | |
3572 | struct net_device *ndev = dev_get_drvdata(dev); | |
3573 | struct fec_enet_private *fep = netdev_priv(ndev); | |
3574 | ||
3575 | return clk_prepare_enable(fep->clk_ipg); | |
3576 | } | |
3577 | ||
3578 | static const struct dev_pm_ops fec_pm_ops = { | |
3579 | SET_SYSTEM_SLEEP_PM_OPS(fec_suspend, fec_resume) | |
3580 | SET_RUNTIME_PM_OPS(fec_runtime_suspend, fec_runtime_resume, NULL) | |
3581 | }; | |
59d4289b | 3582 | |
ead73183 SH |
3583 | static struct platform_driver fec_driver = { |
3584 | .driver = { | |
b5680e0b | 3585 | .name = DRIVER_NAME, |
87cad5c3 | 3586 | .pm = &fec_pm_ops, |
ca2cc333 | 3587 | .of_match_table = fec_dt_ids, |
ead73183 | 3588 | }, |
b5680e0b | 3589 | .id_table = fec_devtype, |
87cad5c3 | 3590 | .probe = fec_probe, |
33897cc8 | 3591 | .remove = fec_drv_remove, |
ead73183 SH |
3592 | }; |
3593 | ||
aaca2377 | 3594 | module_platform_driver(fec_driver); |
1da177e4 | 3595 | |
f8c0aca9 | 3596 | MODULE_ALIAS("platform:"DRIVER_NAME); |
1da177e4 | 3597 | MODULE_LICENSE("GPL"); |