projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ethernet: use eth_hw_addr_set() for dev->addr_len cases
[linux-2.6-block.git] / drivers / net / ethernet / freescale / enetc / enetc_pf.c
CommitLineData
d4fd0404
CM		 1// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2/* Copyright 2017-2019 NXP */
3
ecb06058 4#include <asm/unaligned.h>
975d183e 5#include <linux/mdio.h>
d4fd0404 6#include <linux/module.h>
6517798d 7#include <linux/fsl/enetc_mdio.h>
e7d48e5f 8#include <linux/of_platform.h>
d4fd0404
CM		 9#include <linux/of_mdio.h>
10#include <linux/of_net.h>
e7d48e5f 11#include "enetc_ierb.h"
d4fd0404
CM		 12#include "enetc_pf.h"
13
d4fd0404 14#define ENETC_DRV_NAME_STR "ENETC PF driver"
d4fd0404
CM		 15
16static void enetc_pf_get_primary_mac_addr(struct enetc_hw *hw, int si, u8 *addr)
17{
18 u32 upper = __raw_readl(hw->port + ENETC_PSIPMAR0(si));
19 u16 lower = __raw_readw(hw->port + ENETC_PSIPMAR1(si));
20
ecb06058
MW		 21 put_unaligned_le32(upper, addr);
22 put_unaligned_le16(lower, addr + 4);
d4fd0404
CM		 23}
24
25static void enetc_pf_set_primary_mac_addr(struct enetc_hw *hw, int si,
26 const u8 *addr)
27{
ecb06058
MW		 28 u32 upper = get_unaligned_le32(addr);
29 u16 lower = get_unaligned_le16(addr + 4);
d4fd0404
CM		 30
31 __raw_writel(upper, hw->port + ENETC_PSIPMAR0(si));
32 __raw_writew(lower, hw->port + ENETC_PSIPMAR1(si));
33}
34
35static int enetc_pf_set_mac_addr(struct net_device *ndev, void *addr)
36{
37 struct enetc_ndev_priv *priv = netdev_priv(ndev);
38 struct sockaddr *saddr = addr;
39
40 if (!is_valid_ether_addr(saddr->sa_data))
41 return -EADDRNOTAVAIL;
42
a05e4c0a 43 eth_hw_addr_set(ndev, saddr->sa_data);
d4fd0404
CM		 44 enetc_pf_set_primary_mac_addr(&priv->si->hw, 0, saddr->sa_data);
45
46 return 0;
47}
48
49static void enetc_set_vlan_promisc(struct enetc_hw *hw, char si_map)
50{
51 u32 val = enetc_port_rd(hw, ENETC_PSIPVMR);
52
53 val &= ~ENETC_PSIPVMR_SET_VP(ENETC_VLAN_PROMISC_MAP_ALL);
54 enetc_port_wr(hw, ENETC_PSIPVMR, ENETC_PSIPVMR_SET_VP(si_map) | val);
55}
56
d4fd0404
CM		 57static void enetc_enable_si_vlan_promisc(struct enetc_pf *pf, int si_idx)
58{
59 pf->vlan_promisc_simap |= BIT(si_idx);
60 enetc_set_vlan_promisc(&pf->si->hw, pf->vlan_promisc_simap);
61}
62
63static void enetc_disable_si_vlan_promisc(struct enetc_pf *pf, int si_idx)
64{
65 pf->vlan_promisc_simap &= ~BIT(si_idx);
66 enetc_set_vlan_promisc(&pf->si->hw, pf->vlan_promisc_simap);
67}
68
69static void enetc_set_isol_vlan(struct enetc_hw *hw, int si, u16 vlan, u8 qos)
70{
71 u32 val = 0;
72
73 if (vlan)
74 val = ENETC_PSIVLAN_EN | ENETC_PSIVLAN_SET_QOS(qos) | vlan;
75
76 enetc_port_wr(hw, ENETC_PSIVLANR(si), val);
77}
78
79static int enetc_mac_addr_hash_idx(const u8 *addr)
80{
81 u64 fold = __swab64(ether_addr_to_u64(addr)) >> 16;
82 u64 mask = 0;
83 int res = 0;
84 int i;
85
86 for (i = 0; i < 8; i++)
87 mask |= BIT_ULL(i * 6);
88
89 for (i = 0; i < 6; i++)
90 res |= (hweight64(fold & (mask << i)) & 0x1) << i;
91
92 return res;
93}
94
95static void enetc_reset_mac_addr_filter(struct enetc_mac_filter *filter)
96{
97 filter->mac_addr_cnt = 0;
98
99 bitmap_zero(filter->mac_hash_table,
100 ENETC_MADDR_HASH_TBL_SZ);
101}
102
103static void enetc_add_mac_addr_em_filter(struct enetc_mac_filter *filter,
104 const unsigned char *addr)
105{
106 /* add exact match addr */
107 ether_addr_copy(filter->mac_addr, addr);
108 filter->mac_addr_cnt++;
109}
110
111static void enetc_add_mac_addr_ht_filter(struct enetc_mac_filter *filter,
112 const unsigned char *addr)
113{
114 int idx = enetc_mac_addr_hash_idx(addr);
115
116 /* add hash table entry */
117 __set_bit(idx, filter->mac_hash_table);
118 filter->mac_addr_cnt++;
119}
120
121static void enetc_clear_mac_ht_flt(struct enetc_si *si, int si_idx, int type)
122{
123 bool err = si->errata & ENETC_ERR_UCMCSWP;
124
125 if (type == UC) {
126 enetc_port_wr(&si->hw, ENETC_PSIUMHFR0(si_idx, err), 0);
127 enetc_port_wr(&si->hw, ENETC_PSIUMHFR1(si_idx), 0);
128 } else { /* MC */
129 enetc_port_wr(&si->hw, ENETC_PSIMMHFR0(si_idx, err), 0);
130 enetc_port_wr(&si->hw, ENETC_PSIMMHFR1(si_idx), 0);
131 }
132}
133
134static void enetc_set_mac_ht_flt(struct enetc_si *si, int si_idx, int type,
e366a392 135 unsigned long hash)
d4fd0404
CM		 136{
137 bool err = si->errata & ENETC_ERR_UCMCSWP;
138
139 if (type == UC) {
e366a392
VO		 140 enetc_port_wr(&si->hw, ENETC_PSIUMHFR0(si_idx, err),
141 lower_32_bits(hash));
142 enetc_port_wr(&si->hw, ENETC_PSIUMHFR1(si_idx),
143 upper_32_bits(hash));
d4fd0404 144 } else { /* MC */
e366a392
VO		 145 enetc_port_wr(&si->hw, ENETC_PSIMMHFR0(si_idx, err),
146 lower_32_bits(hash));
147 enetc_port_wr(&si->hw, ENETC_PSIMMHFR1(si_idx),
148 upper_32_bits(hash));
d4fd0404
CM		 149 }
150}
151
152static void enetc_sync_mac_filters(struct enetc_pf *pf)
153{
154 struct enetc_mac_filter *f = pf->mac_filter;
155 struct enetc_si *si = pf->si;
156 int i, pos;
157
158 pos = EMETC_MAC_ADDR_FILT_RES;
159
160 for (i = 0; i < MADDR_TYPE; i++, f++) {
161 bool em = (f->mac_addr_cnt == 1) && (i == UC);
162 bool clear = !f->mac_addr_cnt;
163
164 if (clear) {
165 if (i == UC)
166 enetc_clear_mac_flt_entry(si, pos);
167
168 enetc_clear_mac_ht_flt(si, 0, i);
169 continue;
170 }
171
172 /* exact match filter */
173 if (em) {
174 int err;
175
176 enetc_clear_mac_ht_flt(si, 0, UC);
177
178 err = enetc_set_mac_flt_entry(si, pos, f->mac_addr,
179 BIT(0));
180 if (!err)
181 continue;
182
183 /* fallback to HT filtering */
184 dev_warn(&si->pdev->dev, "fallback to HT filt (%d)\n",
185 err);
186 }
187
188 /* hash table filter, clear EM filter for UC entries */
189 if (i == UC)
190 enetc_clear_mac_flt_entry(si, pos);
191
e366a392 192 enetc_set_mac_ht_flt(si, 0, i, *f->mac_hash_table);
d4fd0404
CM		 193 }
194}
195
196static void enetc_pf_set_rx_mode(struct net_device *ndev)
197{
198 struct enetc_ndev_priv *priv = netdev_priv(ndev);
199 struct enetc_pf *pf = enetc_si_priv(priv->si);
200 struct enetc_hw *hw = &priv->si->hw;
201 bool uprom = false, mprom = false;
202 struct enetc_mac_filter *filter;
203 struct netdev_hw_addr *ha;
204 u32 psipmr = 0;
205 bool em;
206
207 if (ndev->flags & IFF_PROMISC) {
208 /* enable promisc mode for SI0 (PF) */
209 psipmr = ENETC_PSIPMR_SET_UP(0) | ENETC_PSIPMR_SET_MP(0);
210 uprom = true;
211 mprom = true;
d4fd0404
CM		 212 } else if (ndev->flags & IFF_ALLMULTI) {
213 /* enable multi cast promisc mode for SI0 (PF) */
214 psipmr = ENETC_PSIPMR_SET_MP(0);
215 mprom = true;
216 }
217
218 /* first 2 filter entries belong to PF */
219 if (!uprom) {
220 /* Update unicast filters */
221 filter = &pf->mac_filter[UC];
222 enetc_reset_mac_addr_filter(filter);
223
224 em = (netdev_uc_count(ndev) == 1);
225 netdev_for_each_uc_addr(ha, ndev) {
226 if (em) {
227 enetc_add_mac_addr_em_filter(filter, ha->addr);
228 break;
229 }
230
231 enetc_add_mac_addr_ht_filter(filter, ha->addr);
232 }
233 }
234
235 if (!mprom) {
236 /* Update multicast filters */
237 filter = &pf->mac_filter[MC];
238 enetc_reset_mac_addr_filter(filter);
239
240 netdev_for_each_mc_addr(ha, ndev) {
241 if (!is_multicast_ether_addr(ha->addr))
242 continue;
243
244 enetc_add_mac_addr_ht_filter(filter, ha->addr);
245 }
246 }
247
248 if (!uprom || !mprom)
249 /* update PF entries */
250 enetc_sync_mac_filters(pf);
251
252 psipmr |= enetc_port_rd(hw, ENETC_PSIPMR) &
253 ~(ENETC_PSIPMR_SET_UP(0) | ENETC_PSIPMR_SET_MP(0));
254 enetc_port_wr(hw, ENETC_PSIPMR, psipmr);
255}
256
257static void enetc_set_vlan_ht_filter(struct enetc_hw *hw, int si_idx,
110eccdb 258 unsigned long hash)
d4fd0404 259{
110eccdb
VO		 260 enetc_port_wr(hw, ENETC_PSIVHFR0(si_idx), lower_32_bits(hash));
261 enetc_port_wr(hw, ENETC_PSIVHFR1(si_idx), upper_32_bits(hash));
d4fd0404
CM		 262}
263
264static int enetc_vid_hash_idx(unsigned int vid)
265{
266 int res = 0;
267 int i;
268
269 for (i = 0; i < 6; i++)
270 res |= (hweight8(vid & (BIT(i) | BIT(i + 6))) & 0x1) << i;
271
272 return res;
273}
274
275static void enetc_sync_vlan_ht_filter(struct enetc_pf *pf, bool rehash)
276{
277 int i;
278
279 if (rehash) {
280 bitmap_zero(pf->vlan_ht_filter, ENETC_VLAN_HT_SIZE);
281
282 for_each_set_bit(i, pf->active_vlans, VLAN_N_VID) {
283 int hidx = enetc_vid_hash_idx(i);
284
285 __set_bit(hidx, pf->vlan_ht_filter);
286 }
287 }
288
110eccdb 289 enetc_set_vlan_ht_filter(&pf->si->hw, 0, *pf->vlan_ht_filter);
d4fd0404
CM		 290}
291
292static int enetc_vlan_rx_add_vid(struct net_device *ndev, __be16 prot, u16 vid)
293{
294 struct enetc_ndev_priv *priv = netdev_priv(ndev);
295 struct enetc_pf *pf = enetc_si_priv(priv->si);
296 int idx;
297
d4fd0404
CM		 298 __set_bit(vid, pf->active_vlans);
299
300 idx = enetc_vid_hash_idx(vid);
301 if (!__test_and_set_bit(idx, pf->vlan_ht_filter))
302 enetc_sync_vlan_ht_filter(pf, false);
303
304 return 0;
305}
306
307static int enetc_vlan_rx_del_vid(struct net_device *ndev, __be16 prot, u16 vid)
308{
309 struct enetc_ndev_priv *priv = netdev_priv(ndev);
310 struct enetc_pf *pf = enetc_si_priv(priv->si);
311
312 __clear_bit(vid, pf->active_vlans);
313 enetc_sync_vlan_ht_filter(pf, true);
314
d4fd0404
CM		 315 return 0;
316}
317
318static void enetc_set_loopback(struct net_device *ndev, bool en)
319{
320 struct enetc_ndev_priv *priv = netdev_priv(ndev);
321 struct enetc_hw *hw = &priv->si->hw;
322 u32 reg;
323
324 reg = enetc_port_rd(hw, ENETC_PM0_IF_MODE);
c76a9721 325 if (reg & ENETC_PM0_IFM_RG) {
d4fd0404
CM		 326 /* RGMII mode */
327 reg = (reg & ~ENETC_PM0_IFM_RLP) |
328 (en ? ENETC_PM0_IFM_RLP : 0);
329 enetc_port_wr(hw, ENETC_PM0_IF_MODE, reg);
330 } else {
331 /* assume SGMII mode */
332 reg = enetc_port_rd(hw, ENETC_PM0_CMD_CFG);
333 reg = (reg & ~ENETC_PM0_CMD_XGLP) |
334 (en ? ENETC_PM0_CMD_XGLP : 0);
335 reg = (reg & ~ENETC_PM0_CMD_PHY_TX_EN) |
336 (en ? ENETC_PM0_CMD_PHY_TX_EN : 0);
337 enetc_port_wr(hw, ENETC_PM0_CMD_CFG, reg);
338 enetc_port_wr(hw, ENETC_PM1_CMD_CFG, reg);
339 }
340}
341
342static int enetc_pf_set_vf_mac(struct net_device *ndev, int vf, u8 *mac)
343{
344 struct enetc_ndev_priv *priv = netdev_priv(ndev);
345 struct enetc_pf *pf = enetc_si_priv(priv->si);
beb74ac8 346 struct enetc_vf_state *vf_state;
d4fd0404
CM		 347
348 if (vf >= pf->total_vfs)
349 return -EINVAL;
350
351 if (!is_valid_ether_addr(mac))
352 return -EADDRNOTAVAIL;
353
beb74ac8
CM		 354 vf_state = &pf->vf_state[vf];
355 vf_state->flags |= ENETC_VF_FLAG_PF_SET_MAC;
d4fd0404
CM		 356 enetc_pf_set_primary_mac_addr(&priv->si->hw, vf + 1, mac);
357 return 0;
358}
359
360static int enetc_pf_set_vf_vlan(struct net_device *ndev, int vf, u16 vlan,
361 u8 qos, __be16 proto)
362{
363 struct enetc_ndev_priv *priv = netdev_priv(ndev);
364 struct enetc_pf *pf = enetc_si_priv(priv->si);
365
366 if (priv->si->errata & ENETC_ERR_VLAN_ISOL)
367 return -EOPNOTSUPP;
368
369 if (vf >= pf->total_vfs)
370 return -EINVAL;
371
372 if (proto != htons(ETH_P_8021Q))
373 /* only C-tags supported for now */
374 return -EPROTONOSUPPORT;
375
376 enetc_set_isol_vlan(&priv->si->hw, vf + 1, vlan, qos);
377 return 0;
378}
379
380static int enetc_pf_set_vf_spoofchk(struct net_device *ndev, int vf, bool en)
381{
382 struct enetc_ndev_priv *priv = netdev_priv(ndev);
383 struct enetc_pf *pf = enetc_si_priv(priv->si);
384 u32 cfgr;
385
386 if (vf >= pf->total_vfs)
387 return -EINVAL;
388
389 cfgr = enetc_port_rd(&priv->si->hw, ENETC_PSICFGR0(vf + 1));
390 cfgr = (cfgr & ~ENETC_PSICFGR0_ASE) | (en ? ENETC_PSICFGR0_ASE : 0);
391 enetc_port_wr(&priv->si->hw, ENETC_PSICFGR0(vf + 1), cfgr);
392
393 return 0;
394}
395
652d3be2
MW		 396static int enetc_setup_mac_address(struct device_node *np, struct enetc_pf *pf,
397 int si)
d4fd0404 398{
652d3be2
MW		 399 struct device *dev = &pf->si->pdev->dev;
400 struct enetc_hw *hw = &pf->si->hw;
401 u8 mac_addr[ETH_ALEN] = { 0 };
402 int err;
d4fd0404 403
652d3be2
MW		 404 /* (1) try to get the MAC address from the device tree */
405 if (np) {
406 err = of_get_mac_address(np, mac_addr);
407 if (err == -EPROBE_DEFER)
408 return err;
409 }
410
411 /* (2) bootloader supplied MAC address */
412 if (is_zero_ether_addr(mac_addr))
413 enetc_pf_get_primary_mac_addr(hw, si, mac_addr);
414
415 /* (3) choose a random one */
416 if (is_zero_ether_addr(mac_addr)) {
d4fd0404 417 eth_random_addr(mac_addr);
652d3be2
MW		 418 dev_info(dev, "no MAC address specified for SI%d, using %pM\n",
419 si, mac_addr);
d4fd0404 420 }
652d3be2
MW		 421
422 enetc_pf_set_primary_mac_addr(hw, si, mac_addr);
423
424 return 0;
425}
426
427static int enetc_setup_mac_addresses(struct device_node *np,
428 struct enetc_pf *pf)
429{
430 int err, i;
431
432 /* The PF might take its MAC from the device tree */
433 err = enetc_setup_mac_address(np, pf, 0);
434 if (err)
435 return err;
436
437 for (i = 0; i < pf->total_vfs; i++) {
438 err = enetc_setup_mac_address(NULL, pf, i + 1);
439 if (err)
440 return err;
441 }
442
443 return 0;
d4fd0404
CM		 444}
445
d382563f
CM		 446static void enetc_port_assign_rfs_entries(struct enetc_si *si)
447{
448 struct enetc_pf *pf = enetc_si_priv(si);
449 struct enetc_hw *hw = &si->hw;
450 int num_entries, vf_entries, i;
451 u32 val;
452
453 /* split RFS entries between functions */
454 val = enetc_port_rd(hw, ENETC_PRFSCAPR);
455 num_entries = ENETC_PRFSCAPR_GET_NUM_RFS(val);
456 vf_entries = num_entries / (pf->total_vfs + 1);
457
458 for (i = 0; i < pf->total_vfs; i++)
459 enetc_port_wr(hw, ENETC_PSIRFSCFGR(i + 1), vf_entries);
460 enetc_port_wr(hw, ENETC_PSIRFSCFGR(0),
461 num_entries - vf_entries * pf->total_vfs);
462
463 /* enable RFS on port */
464 enetc_port_wr(hw, ENETC_PRFSMR, ENETC_PRFSMR_RFSE);
465}
466
d4fd0404
CM		 467static void enetc_port_si_configure(struct enetc_si *si)
468{
469 struct enetc_pf *pf = enetc_si_priv(si);
470 struct enetc_hw *hw = &si->hw;
471 int num_rings, i;
472 u32 val;
473
474 val = enetc_port_rd(hw, ENETC_PCAPR0);
475 num_rings = min(ENETC_PCAPR0_RXBDR(val), ENETC_PCAPR0_TXBDR(val));
476
477 val = ENETC_PSICFGR0_SET_TXBDR(ENETC_PF_NUM_RINGS);
478 val |= ENETC_PSICFGR0_SET_RXBDR(ENETC_PF_NUM_RINGS);
479
480 if (unlikely(num_rings < ENETC_PF_NUM_RINGS)) {
481 val = ENETC_PSICFGR0_SET_TXBDR(num_rings);
482 val |= ENETC_PSICFGR0_SET_RXBDR(num_rings);
483
484 dev_warn(&si->pdev->dev, "Found %d rings, expected %d!\n",
485 num_rings, ENETC_PF_NUM_RINGS);
486
487 num_rings = 0;
488 }
489
490 /* Add default one-time settings for SI0 (PF) */
491 val |= ENETC_PSICFGR0_SIVC(ENETC_VLAN_TYPE_C | ENETC_VLAN_TYPE_S);
492
493 enetc_port_wr(hw, ENETC_PSICFGR0(0), val);
494
495 if (num_rings)
496 num_rings -= ENETC_PF_NUM_RINGS;
497
498 /* Configure the SIs for each available VF */
499 val = ENETC_PSICFGR0_SIVC(ENETC_VLAN_TYPE_C | ENETC_VLAN_TYPE_S);
500 val |= ENETC_PSICFGR0_VTE | ENETC_PSICFGR0_SIVIE;
501
502 if (num_rings) {
503 num_rings /= pf->total_vfs;
504 val |= ENETC_PSICFGR0_SET_TXBDR(num_rings);
505 val |= ENETC_PSICFGR0_SET_RXBDR(num_rings);
506 }
507
508 for (i = 0; i < pf->total_vfs; i++)
509 enetc_port_wr(hw, ENETC_PSICFGR0(i + 1), val);
510
511 /* Port level VLAN settings */
512 val = ENETC_PVCLCTR_OVTPIDL(ENETC_VLAN_TYPE_C | ENETC_VLAN_TYPE_S);
513 enetc_port_wr(hw, ENETC_PVCLCTR, val);
514 /* use outer tag for VLAN filtering */
515 enetc_port_wr(hw, ENETC_PSIVLANFMR, ENETC_PSIVLANFMR_VS);
516}
517
08f90fc9 518static void enetc_configure_port_mac(struct enetc_hw *hw)
d4fd0404
CM		 519{
520 enetc_port_wr(hw, ENETC_PM0_MAXFRM,
521 ENETC_SET_MAXFRM(ENETC_RX_MAXFRM_SIZE));
522
523 enetc_port_wr(hw, ENETC_PTCMSDUR(0), ENETC_MAC_MAXFRM_SIZE);
d4fd0404
CM		 524
525 enetc_port_wr(hw, ENETC_PM0_CMD_CFG, ENETC_PM0_CMD_PHY_TX_EN |
08f90fc9 526 ENETC_PM0_CMD_TXP | ENETC_PM0_PROMISC);
d4fd0404
CM		 527
528 enetc_port_wr(hw, ENETC_PM1_CMD_CFG, ENETC_PM0_CMD_PHY_TX_EN |
08f90fc9 529 ENETC_PM0_CMD_TXP | ENETC_PM0_PROMISC);
1b2395df
AM		 530
531 /* On LS1028A, the MAC RX FIFO defaults to 2, which is too high
532 * and may lead to RX lock-up under traffic. Set it to 1 instead,
533 * as recommended by the hardware team.
534 */
535 enetc_port_wr(hw, ENETC_PM0_RX_FIFO, ENETC_PM0_RX_FIFO_VAL);
08f90fc9
CM		 536}
537
538static void enetc_mac_config(struct enetc_hw *hw, phy_interface_t phy_mode)
539{
c76a9721
VO		 540 u32 val;
541
542 if (phy_interface_mode_is_rgmii(phy_mode)) {
543 val = enetc_port_rd(hw, ENETC_PM0_IF_MODE);
325fd36a 544 val &= ~(ENETC_PM0_IFM_EN_AUTO | ENETC_PM0_IFM_IFMODE_MASK);
c76a9721
VO		 545 val |= ENETC_PM0_IFM_IFMODE_GMII | ENETC_PM0_IFM_RG;
546 enetc_port_wr(hw, ENETC_PM0_IF_MODE, val);
547 }
07095c02 548
c76a9721
VO		 549 if (phy_mode == PHY_INTERFACE_MODE_USXGMII) {
550 val = ENETC_PM0_IFM_FULL_DPX | ENETC_PM0_IFM_IFMODE_XGMII;
551 enetc_port_wr(hw, ENETC_PM0_IF_MODE, val);
552 }
71b77a7a
CM		 553}
554
555static void enetc_mac_enable(struct enetc_hw *hw, bool en)
556{
557 u32 val = enetc_port_rd(hw, ENETC_PM0_CMD_CFG);
08f90fc9 558
71b77a7a
CM		 559 val &= ~(ENETC_PM0_TX_EN | ENETC_PM0_RX_EN);
560 val |= en ? (ENETC_PM0_TX_EN | ENETC_PM0_RX_EN) : 0;
08f90fc9 561
71b77a7a
CM		 562 enetc_port_wr(hw, ENETC_PM0_CMD_CFG, val);
563 enetc_port_wr(hw, ENETC_PM1_CMD_CFG, val);
d4fd0404
CM		 564}
565
566static void enetc_configure_port_pmac(struct enetc_hw *hw)
567{
568 u32 temp;
569
570 /* Set pMAC step lock */
571 temp = enetc_port_rd(hw, ENETC_PFPMR);
572 enetc_port_wr(hw, ENETC_PFPMR,
573 temp | ENETC_PFPMR_PMACE | ENETC_PFPMR_MWLM);
574
575 temp = enetc_port_rd(hw, ENETC_MMCSR);
576 enetc_port_wr(hw, ENETC_MMCSR, temp | ENETC_MMCSR_ME);
577}
578
579static void enetc_configure_port(struct enetc_pf *pf)
580{
d382563f 581 u8 hash_key[ENETC_RSSHASH_KEY_SIZE];
d4fd0404
CM		 582 struct enetc_hw *hw = &pf->si->hw;
583
584 enetc_configure_port_pmac(hw);
585
08f90fc9 586 enetc_configure_port_mac(hw);
d4fd0404
CM		 587
588 enetc_port_si_configure(pf->si);
589
d382563f
CM		 590 /* set up hash key */
591 get_random_bytes(hash_key, ENETC_RSSHASH_KEY_SIZE);
592 enetc_set_rss_key(hw, hash_key);
593
594 /* split up RFS entries */
595 enetc_port_assign_rfs_entries(pf->si);
596
d4fd0404
CM		 597 /* enforce VLAN promisc mode for all SIs */
598 pf->vlan_promisc_simap = ENETC_VLAN_PROMISC_MAP_ALL;
599 enetc_set_vlan_promisc(hw, pf->vlan_promisc_simap);
600
601 enetc_port_wr(hw, ENETC_PSIPMR, 0);
602
603 /* enable port */
604 enetc_port_wr(hw, ENETC_PMR, ENETC_PMR_EN);
605}
606
beb74ac8
CM		 607/* Messaging */
608static u16 enetc_msg_pf_set_vf_primary_mac_addr(struct enetc_pf *pf,
609 int vf_id)
610{
611 struct enetc_vf_state *vf_state = &pf->vf_state[vf_id];
612 struct enetc_msg_swbd *msg = &pf->rxmsg[vf_id];
613 struct enetc_msg_cmd_set_primary_mac *cmd;
614 struct device *dev = &pf->si->pdev->dev;
615 u16 cmd_id;
616 char *addr;
617
618 cmd = (struct enetc_msg_cmd_set_primary_mac *)msg->vaddr;
619 cmd_id = cmd->header.id;
620 if (cmd_id != ENETC_MSG_CMD_MNG_ADD)
621 return ENETC_MSG_CMD_STATUS_FAIL;
622
623 addr = cmd->mac.sa_data;
624 if (vf_state->flags & ENETC_VF_FLAG_PF_SET_MAC)
625 dev_warn(dev, "Attempt to override PF set mac addr for VF%d\n",
626 vf_id);
627 else
628 enetc_pf_set_primary_mac_addr(&pf->si->hw, vf_id + 1, addr);
629
630 return ENETC_MSG_CMD_STATUS_OK;
631}
632
633void enetc_msg_handle_rxmsg(struct enetc_pf *pf, int vf_id, u16 *status)
634{
635 struct enetc_msg_swbd *msg = &pf->rxmsg[vf_id];
636 struct device *dev = &pf->si->pdev->dev;
637 struct enetc_msg_cmd_header *cmd_hdr;
638 u16 cmd_type;
639
640 *status = ENETC_MSG_CMD_STATUS_OK;
641 cmd_hdr = (struct enetc_msg_cmd_header *)msg->vaddr;
642 cmd_type = cmd_hdr->type;
643
644 switch (cmd_type) {
645 case ENETC_MSG_CMD_MNG_MAC:
646 *status = enetc_msg_pf_set_vf_primary_mac_addr(pf, vf_id);
647 break;
648 default:
649 dev_err(dev, "command not supported (cmd_type: 0x%x)\n",
650 cmd_type);
651 }
652}
653
d4fd0404
CM		 654#ifdef CONFIG_PCI_IOV
655static int enetc_sriov_configure(struct pci_dev *pdev, int num_vfs)
656{
657 struct enetc_si *si = pci_get_drvdata(pdev);
658 struct enetc_pf *pf = enetc_si_priv(si);
659 int err;
660
661 if (!num_vfs) {
beb74ac8
CM		 662 enetc_msg_psi_free(pf);
663 kfree(pf->vf_state);
d4fd0404
CM		 664 pf->num_vfs = 0;
665 pci_disable_sriov(pdev);
666 } else {
667 pf->num_vfs = num_vfs;
668
beb74ac8
CM		 669 pf->vf_state = kcalloc(num_vfs, sizeof(struct enetc_vf_state),
670 GFP_KERNEL);
671 if (!pf->vf_state) {
672 pf->num_vfs = 0;
673 return -ENOMEM;
674 }
675
676 err = enetc_msg_psi_init(pf);
677 if (err) {
678 dev_err(&pdev->dev, "enetc_msg_psi_init (%d)\n", err);
679 goto err_msg_psi;
680 }
681
d4fd0404
CM		 682 err = pci_enable_sriov(pdev, num_vfs);
683 if (err) {
684 dev_err(&pdev->dev, "pci_enable_sriov err %d\n", err);
685 goto err_en_sriov;
686 }
687 }
688
689 return num_vfs;
690
691err_en_sriov:
beb74ac8
CM		 692 enetc_msg_psi_free(pf);
693err_msg_psi:
694 kfree(pf->vf_state);
d4fd0404
CM		 695 pf->num_vfs = 0;
696
697 return err;
698}
699#else
700#define enetc_sriov_configure(pdev, num_vfs) (void)0
701#endif
702
703static int enetc_pf_set_features(struct net_device *ndev,
704 netdev_features_t features)
705{
706 netdev_features_t changed = ndev->features ^ features;
707 struct enetc_ndev_priv *priv = netdev_priv(ndev);
708
7070eea5
VO		 709 if (changed & NETIF_F_HW_VLAN_CTAG_FILTER) {
710 struct enetc_pf *pf = enetc_si_priv(priv->si);
711
712 if (!!(features & NETIF_F_HW_VLAN_CTAG_FILTER))
713 enetc_disable_si_vlan_promisc(pf, 0);
714 else
715 enetc_enable_si_vlan_promisc(pf, 0);
716 }
717
d4fd0404
CM		 718 if (changed & NETIF_F_LOOPBACK)
719 enetc_set_loopback(ndev, !!(features & NETIF_F_LOOPBACK));
720
d382563f 721 return enetc_set_features(ndev, features);
d4fd0404
CM		 722}
723
724static const struct net_device_ops enetc_ndev_ops = {
725 .ndo_open = enetc_open,
726 .ndo_stop = enetc_close,
727 .ndo_start_xmit = enetc_xmit,
728 .ndo_get_stats = enetc_get_stats,
729 .ndo_set_mac_address = enetc_pf_set_mac_addr,
730 .ndo_set_rx_mode = enetc_pf_set_rx_mode,
731 .ndo_vlan_rx_add_vid = enetc_vlan_rx_add_vid,
732 .ndo_vlan_rx_kill_vid = enetc_vlan_rx_del_vid,
733 .ndo_set_vf_mac = enetc_pf_set_vf_mac,
734 .ndo_set_vf_vlan = enetc_pf_set_vf_vlan,
735 .ndo_set_vf_spoofchk = enetc_pf_set_vf_spoofchk,
736 .ndo_set_features = enetc_pf_set_features,
a7605370 737 .ndo_eth_ioctl = enetc_ioctl,
cbe9e835 738 .ndo_setup_tc = enetc_setup_tc,
d1b15102 739 .ndo_bpf = enetc_setup_bpf,
9d2b68cc 740 .ndo_xdp_xmit = enetc_xdp_xmit,
d4fd0404
CM		 741};
742
743static void enetc_pf_netdev_setup(struct enetc_si *si, struct net_device *ndev,
744 const struct net_device_ops *ndev_ops)
745{
746 struct enetc_ndev_priv *priv = netdev_priv(ndev);
747
748 SET_NETDEV_DEV(ndev, &si->pdev->dev);
749 priv->ndev = ndev;
750 priv->si = si;
751 priv->dev = &si->pdev->dev;
752 si->ndev = ndev;
753
754 priv->msg_enable = (NETIF_MSG_WOL << 1) - 1;
755 ndev->netdev_ops = ndev_ops;
756 enetc_set_ethtool_ops(ndev);
757 ndev->watchdog_timeo = 5 * HZ;
758 ndev->max_mtu = ENETC_MAX_MTU;
759
82728b91 760 ndev->hw_features = NETIF_F_SG | NETIF_F_RXCSUM |
d4fd0404 761 NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX |
7070eea5 762 NETIF_F_HW_VLAN_CTAG_FILTER | NETIF_F_LOOPBACK;
82728b91 763 ndev->features = NETIF_F_HIGHDMA | NETIF_F_SG | NETIF_F_RXCSUM |
d4fd0404 764 NETIF_F_HW_VLAN_CTAG_TX |
7070eea5 765 NETIF_F_HW_VLAN_CTAG_RX;
d4fd0404 766
d382563f
CM		 767 if (si->num_rss)
768 ndev->hw_features |= NETIF_F_RXHASH;
769
d4fd0404
CM		 770 ndev->priv_flags |= IFF_UNICAST_FLT;
771
2e47cb41
PL		 772 if (si->hw_features & ENETC_SI_F_QBV)
773 priv->active_offloads |= ENETC_F_QBV;
774
888ae5a3 775 if (si->hw_features & ENETC_SI_F_PSFP && !enetc_psfp_enable(priv)) {
79e49982
PL		 776 priv->active_offloads |= ENETC_F_QCI;
777 ndev->features |= NETIF_F_HW_TC;
778 ndev->hw_features |= NETIF_F_HW_TC;
79e49982
PL		 779 }
780
d4fd0404
CM		 781 /* pick up primary MAC address from SI */
782 enetc_get_primary_mac_addr(&si->hw, ndev->dev_addr);
783}
784
08f90fc9 785static int enetc_mdio_probe(struct enetc_pf *pf, struct device_node *np)
6517798d
CM		 786{
787 struct device *dev = &pf->si->pdev->dev;
788 struct enetc_mdio_priv *mdio_priv;
6517798d
CM		 789 struct mii_bus *bus;
790 int err;
791
792 bus = devm_mdiobus_alloc_size(dev, sizeof(*mdio_priv));
793 if (!bus)
794 return -ENOMEM;
795
796 bus->name = "Freescale ENETC MDIO Bus";
797 bus->read = enetc_mdio_read;
798 bus->write = enetc_mdio_write;
799 bus->parent = dev;
800 mdio_priv = bus->priv;
801 mdio_priv->hw = &pf->si->hw;
802 mdio_priv->mdio_base = ENETC_EMDIO_BASE;
803 snprintf(bus->id, MII_BUS_ID_SIZE, "%s", dev_name(dev));
804
6517798d 805 err = of_mdiobus_register(bus, np);
a72691ee
CH		 806 if (err)
807 return dev_err_probe(dev, err, "cannot register MDIO bus\n");
6517798d 808
6517798d
CM		 809 pf->mdio = bus;
810
811 return 0;
812}
813
46456ccf 814static void enetc_mdio_remove(struct enetc_pf *pf)
6517798d
CM		 815{
816 if (pf->mdio)
817 mdiobus_unregister(pf->mdio);
818}
819
46456ccf 820static int enetc_imdio_create(struct enetc_pf *pf)
975d183e
MW		 821{
822 struct device *dev = &pf->si->pdev->dev;
823 struct enetc_mdio_priv *mdio_priv;
71b77a7a
CM		 824 struct lynx_pcs *pcs_lynx;
825 struct mdio_device *pcs;
975d183e
MW		 826 struct mii_bus *bus;
827 int err;
828
829 bus = mdiobus_alloc_size(sizeof(*mdio_priv));
830 if (!bus)
831 return -ENOMEM;
832
833 bus->name = "Freescale ENETC internal MDIO Bus";
834 bus->read = enetc_mdio_read;
835 bus->write = enetc_mdio_write;
836 bus->parent = dev;
837 bus->phy_mask = ~0;
838 mdio_priv = bus->priv;
839 mdio_priv->hw = &pf->si->hw;
840 mdio_priv->mdio_base = ENETC_PM_IMDIO_BASE;
841 snprintf(bus->id, MII_BUS_ID_SIZE, "%s-imdio", dev_name(dev));
842
843 err = mdiobus_register(bus);
844 if (err) {
845 dev_err(dev, "cannot register internal MDIO bus (%d)\n", err);
846 goto free_mdio_bus;
847 }
848
71b77a7a 849 pcs = mdio_device_create(bus, 0);
975d183e
MW		 850 if (IS_ERR(pcs)) {
851 err = PTR_ERR(pcs);
71b77a7a
CM		 852 dev_err(dev, "cannot create pcs (%d)\n", err);
853 goto unregister_mdiobus;
854 }
855
856 pcs_lynx = lynx_pcs_create(pcs);
857 if (!pcs_lynx) {
858 mdio_device_free(pcs);
859 err = -ENOMEM;
860 dev_err(dev, "cannot create lynx pcs (%d)\n", err);
975d183e
MW		 861 goto unregister_mdiobus;
862 }
863
864 pf->imdio = bus;
71b77a7a 865 pf->pcs = pcs_lynx;
975d183e
MW		 866
867 return 0;
868
869unregister_mdiobus:
870 mdiobus_unregister(bus);
871free_mdio_bus:
872 mdiobus_free(bus);
873 return err;
874}
875
876static void enetc_imdio_remove(struct enetc_pf *pf)
877{
71b77a7a
CM		 878 if (pf->pcs) {
879 mdio_device_free(pf->pcs->mdio);
880 lynx_pcs_destroy(pf->pcs);
881 }
975d183e
MW		 882 if (pf->imdio) {
883 mdiobus_unregister(pf->imdio);
884 mdiobus_free(pf->imdio);
885 }
886}
887
46456ccf
CM		 888static bool enetc_port_has_pcs(struct enetc_pf *pf)
889{
890 return (pf->if_mode == PHY_INTERFACE_MODE_SGMII ||
891 pf->if_mode == PHY_INTERFACE_MODE_2500BASEX ||
892 pf->if_mode == PHY_INTERFACE_MODE_USXGMII);
893}
894
4560b2a3 895static int enetc_mdiobus_create(struct enetc_pf *pf, struct device_node *node)
46456ccf 896{
46456ccf
CM		 897 struct device_node *mdio_np;
898 int err;
899
4560b2a3 900 mdio_np = of_get_child_by_name(node, "mdio");
46456ccf
CM		 901 if (mdio_np) {
902 err = enetc_mdio_probe(pf, mdio_np);
903
904 of_node_put(mdio_np);
905 if (err)
906 return err;
907 }
908
909 if (enetc_port_has_pcs(pf)) {
910 err = enetc_imdio_create(pf);
911 if (err) {
912 enetc_mdio_remove(pf);
913 return err;
914 }
915 }
916
917 return 0;
918}
919
920static void enetc_mdiobus_destroy(struct enetc_pf *pf)
921{
922 enetc_mdio_remove(pf);
923 enetc_imdio_remove(pf);
924}
925
71b77a7a
CM		 926static void enetc_pl_mac_validate(struct phylink_config *config,
927 unsigned long *supported,
928 struct phylink_link_state *state)
975d183e 929{
71b77a7a
CM		 930 __ETHTOOL_DECLARE_LINK_MODE_MASK(mask) = { 0, };
931
932 if (state->interface != PHY_INTERFACE_MODE_NA &&
933 state->interface != PHY_INTERFACE_MODE_INTERNAL &&
934 state->interface != PHY_INTERFACE_MODE_SGMII &&
935 state->interface != PHY_INTERFACE_MODE_2500BASEX &&
936 state->interface != PHY_INTERFACE_MODE_USXGMII &&
937 !phy_interface_mode_is_rgmii(state->interface)) {
938 bitmap_zero(supported, __ETHTOOL_LINK_MODE_MASK_NBITS);
939 return;
940 }
975d183e 941
71b77a7a
CM		 942 phylink_set_port_modes(mask);
943 phylink_set(mask, Autoneg);
944 phylink_set(mask, Pause);
945 phylink_set(mask, Asym_Pause);
946 phylink_set(mask, 10baseT_Half);
947 phylink_set(mask, 10baseT_Full);
948 phylink_set(mask, 100baseT_Half);
949 phylink_set(mask, 100baseT_Full);
950 phylink_set(mask, 100baseT_Half);
951 phylink_set(mask, 1000baseT_Half);
952 phylink_set(mask, 1000baseT_Full);
953
954 if (state->interface == PHY_INTERFACE_MODE_INTERNAL ||
955 state->interface == PHY_INTERFACE_MODE_2500BASEX ||
956 state->interface == PHY_INTERFACE_MODE_USXGMII) {
957 phylink_set(mask, 2500baseT_Full);
958 phylink_set(mask, 2500baseX_Full);
959 }
960
961 bitmap_and(supported, supported, mask,
962 __ETHTOOL_LINK_MODE_MASK_NBITS);
963 bitmap_and(state->advertising, state->advertising, mask,
964 __ETHTOOL_LINK_MODE_MASK_NBITS);
965}
975d183e 966
71b77a7a
CM		 967static void enetc_pl_mac_config(struct phylink_config *config,
968 unsigned int mode,
969 const struct phylink_link_state *state)
970{
971 struct enetc_pf *pf = phylink_to_enetc_pf(config);
972 struct enetc_ndev_priv *priv;
975d183e 973
71b77a7a
CM		 974 enetc_mac_config(&pf->si->hw, state->interface);
975
976 priv = netdev_priv(pf->si->ndev);
977 if (pf->pcs)
978 phylink_set_pcs(priv->phylink, &pf->pcs->pcs);
975d183e
MW		 979}
980
c76a9721
VO		 981static void enetc_force_rgmii_mac(struct enetc_hw *hw, int speed, int duplex)
982{
983 u32 old_val, val;
984
985 old_val = val = enetc_port_rd(hw, ENETC_PM0_IF_MODE);
986
987 if (speed == SPEED_1000) {
988 val &= ~ENETC_PM0_IFM_SSP_MASK;
989 val |= ENETC_PM0_IFM_SSP_1000;
990 } else if (speed == SPEED_100) {
991 val &= ~ENETC_PM0_IFM_SSP_MASK;
992 val |= ENETC_PM0_IFM_SSP_100;
993 } else if (speed == SPEED_10) {
994 val &= ~ENETC_PM0_IFM_SSP_MASK;
995 val |= ENETC_PM0_IFM_SSP_10;
996 }
997
998 if (duplex == DUPLEX_FULL)
999 val |= ENETC_PM0_IFM_FULL_DPX;
1000 else
1001 val &= ~ENETC_PM0_IFM_FULL_DPX;
1002
1003 if (val == old_val)
1004 return;
1005
1006 enetc_port_wr(hw, ENETC_PM0_IF_MODE, val);
1007}
1008
71b77a7a
CM		 1009static void enetc_pl_mac_link_up(struct phylink_config *config,
1010 struct phy_device *phy, unsigned int mode,
1011 phy_interface_t interface, int speed,
1012 int duplex, bool tx_pause, bool rx_pause)
975d183e 1013{
71b77a7a 1014 struct enetc_pf *pf = phylink_to_enetc_pf(config);
a8648887
VO		 1015 u32 pause_off_thresh = 0, pause_on_thresh = 0;
1016 u32 init_quanta = 0, refresh_quanta = 0;
1017 struct enetc_hw *hw = &pf->si->hw;
71b77a7a 1018 struct enetc_ndev_priv *priv;
a8648887
VO		 1019 u32 rbmr, cmd_cfg;
1020 int idx;
71b77a7a
CM		 1021
1022 priv = netdev_priv(pf->si->ndev);
1023 if (priv->active_offloads & ENETC_F_QBV)
1024 enetc_sched_speed_set(priv, speed);
975d183e 1025
c76a9721
VO		 1026 if (!phylink_autoneg_inband(mode) &&
1027 phy_interface_mode_is_rgmii(interface))
a8648887
VO		 1028 enetc_force_rgmii_mac(hw, speed, duplex);
1029
1030 /* Flow control */
1031 for (idx = 0; idx < priv->num_rx_rings; idx++) {
1032 rbmr = enetc_rxbdr_rd(hw, idx, ENETC_RBMR);
1033
1034 if (tx_pause)
1035 rbmr |= ENETC_RBMR_CM;
1036 else
1037 rbmr &= ~ENETC_RBMR_CM;
1038
1039 enetc_rxbdr_wr(hw, idx, ENETC_RBMR, rbmr);
1040 }
1041
1042 if (tx_pause) {
1043 /* When the port first enters congestion, send a PAUSE request
1044 * with the maximum number of quanta. When the port exits
1045 * congestion, it will automatically send a PAUSE frame with
1046 * zero quanta.
1047 */
1048 init_quanta = 0xffff;
1049
1050 /* Also, set up the refresh timer to send follow-up PAUSE
1051 * frames at half the quanta value, in case the congestion
1052 * condition persists.
1053 */
1054 refresh_quanta = 0xffff / 2;
1055
1056 /* Start emitting PAUSE frames when 3 large frames (or more
1057 * smaller frames) have accumulated in the FIFO waiting to be
1058 * DMAed to the RX ring.
1059 */
1060 pause_on_thresh = 3 * ENETC_MAC_MAXFRM_SIZE;
1061 pause_off_thresh = 1 * ENETC_MAC_MAXFRM_SIZE;
1062 }
1063
1064 enetc_port_wr(hw, ENETC_PM0_PAUSE_QUANTA, init_quanta);
1065 enetc_port_wr(hw, ENETC_PM1_PAUSE_QUANTA, init_quanta);
1066 enetc_port_wr(hw, ENETC_PM0_PAUSE_THRESH, refresh_quanta);
1067 enetc_port_wr(hw, ENETC_PM1_PAUSE_THRESH, refresh_quanta);
1068 enetc_port_wr(hw, ENETC_PPAUONTR, pause_on_thresh);
1069 enetc_port_wr(hw, ENETC_PPAUOFFTR, pause_off_thresh);
1070
1071 cmd_cfg = enetc_port_rd(hw, ENETC_PM0_CMD_CFG);
1072
1073 if (rx_pause)
1074 cmd_cfg &= ~ENETC_PM0_PAUSE_IGN;
1075 else
1076 cmd_cfg |= ENETC_PM0_PAUSE_IGN;
1077
1078 enetc_port_wr(hw, ENETC_PM0_CMD_CFG, cmd_cfg);
1079 enetc_port_wr(hw, ENETC_PM1_CMD_CFG, cmd_cfg);
c76a9721 1080
a8648887 1081 enetc_mac_enable(hw, true);
975d183e
MW		 1082}
1083
71b77a7a
CM		 1084static void enetc_pl_mac_link_down(struct phylink_config *config,
1085 unsigned int mode,
1086 phy_interface_t interface)
975d183e 1087{
71b77a7a
CM		 1088 struct enetc_pf *pf = phylink_to_enetc_pf(config);
1089
1090 enetc_mac_enable(&pf->si->hw, false);
975d183e
MW		 1091}
1092
71b77a7a
CM		 1093static const struct phylink_mac_ops enetc_mac_phylink_ops = {
1094 .validate = enetc_pl_mac_validate,
1095 .mac_config = enetc_pl_mac_config,
1096 .mac_link_up = enetc_pl_mac_link_up,
1097 .mac_link_down = enetc_pl_mac_link_down,
1098};
1099
4560b2a3
AB		 1100static int enetc_phylink_create(struct enetc_ndev_priv *priv,
1101 struct device_node *node)
975d183e 1102{
71b77a7a 1103 struct enetc_pf *pf = enetc_si_priv(priv->si);
71b77a7a
CM		 1104 struct phylink *phylink;
1105 int err;
1106
1107 pf->phylink_config.dev = &priv->ndev->dev;
1108 pf->phylink_config.type = PHYLINK_NETDEV;
1109
4560b2a3 1110 phylink = phylink_create(&pf->phylink_config, of_fwnode_handle(node),
71b77a7a
CM		 1111 pf->if_mode, &enetc_mac_phylink_ops);
1112 if (IS_ERR(phylink)) {
1113 err = PTR_ERR(phylink);
1114 return err;
975d183e 1115 }
71b77a7a
CM		 1116
1117 priv->phylink = phylink;
1118
1119 return 0;
1120}
1121
1122static void enetc_phylink_destroy(struct enetc_ndev_priv *priv)
1123{
1124 if (priv->phylink)
1125 phylink_destroy(priv->phylink);
c6dd6488
CM		 1126}
1127
07bf34a5
VO		 1128/* Initialize the entire shared memory for the flow steering entries
1129 * of this port (PF + VFs)
1130 */
1131static int enetc_init_port_rfs_memory(struct enetc_si *si)
1132{
1133 struct enetc_cmd_rfse rfse = {0};
1134 struct enetc_hw *hw = &si->hw;
1135 int num_rfs, i, err = 0;
1136 u32 val;
1137
1138 val = enetc_port_rd(hw, ENETC_PRFSCAPR);
1139 num_rfs = ENETC_PRFSCAPR_GET_NUM_RFS(val);
1140
1141 for (i = 0; i < num_rfs; i++) {
1142 err = enetc_set_fs_entry(si, &rfse, i);
1143 if (err)
1144 break;
1145 }
1146
1147 return err;
1148}
1149
1150static int enetc_init_port_rss_memory(struct enetc_si *si)
1151{
1152 struct enetc_hw *hw = &si->hw;
1153 int num_rss, err;
1154 int *rss_table;
1155 u32 val;
1156
1157 val = enetc_port_rd(hw, ENETC_PRSSCAPR);
1158 num_rss = ENETC_PRSSCAPR_GET_NUM_RSS(val);
1159 if (!num_rss)
1160 return 0;
1161
1162 rss_table = kcalloc(num_rss, sizeof(*rss_table), GFP_KERNEL);
1163 if (!rss_table)
1164 return -ENOMEM;
1165
1166 err = enetc_set_rss_table(si, rss_table, num_rss);
1167
1168 kfree(rss_table);
1169
1170 return err;
1171}
1172
e7d48e5f
VO		 1173static int enetc_pf_register_with_ierb(struct pci_dev *pdev)
1174{
1175 struct device_node *node = pdev->dev.of_node;
1176 struct platform_device *ierb_pdev;
1177 struct device_node *ierb_node;
1178
1179 /* Don't register with the IERB if the PF itself is disabled */
1180 if (!node || !of_device_is_available(node))
1181 return 0;
1182
1183 ierb_node = of_find_compatible_node(NULL, NULL,
1184 "fsl,ls1028a-enetc-ierb");
1185 if (!ierb_node || !of_device_is_available(ierb_node))
1186 return -ENODEV;
1187
1188 ierb_pdev = of_find_device_by_node(ierb_node);
1189 of_node_put(ierb_node);
1190
1191 if (!ierb_pdev)
1192 return -EPROBE_DEFER;
1193
1194 return enetc_ierb_register_pf(ierb_pdev, pdev);
1195}
1196
d4fd0404
CM		 1197static int enetc_pf_probe(struct pci_dev *pdev,
1198 const struct pci_device_id *ent)
1199{
4560b2a3 1200 struct device_node *node = pdev->dev.of_node;
d4fd0404
CM		 1201 struct enetc_ndev_priv *priv;
1202 struct net_device *ndev;
1203 struct enetc_si *si;
1204 struct enetc_pf *pf;
1205 int err;
1206
e7d48e5f
VO		 1207 err = enetc_pf_register_with_ierb(pdev);
1208 if (err == -EPROBE_DEFER)
1209 return err;
1210 if (err)
1211 dev_warn(&pdev->dev,
1212 "Could not register with IERB driver: %pe, please update the device tree\n",
1213 ERR_PTR(err));
1214
d4fd0404 1215 err = enetc_pci_probe(pdev, KBUILD_MODNAME, sizeof(*pf));
a72691ee
CH		 1216 if (err)
1217 return dev_err_probe(&pdev->dev, err, "PCI probing failed\n");
d4fd0404
CM		 1218
1219 si = pci_get_drvdata(pdev);
1220 if (!si->hw.port || !si->hw.global) {
1221 err = -ENODEV;
1222 dev_err(&pdev->dev, "could not map PF space, probing a VF?\n");
1223 goto err_map_pf_space;
1224 }
1225
4b47c0b8
VO		 1226 err = enetc_setup_cbdr(&pdev->dev, &si->hw, ENETC_CBDR_DEFAULT_SIZE,
1227 &si->cbd_ring);
1228 if (err)
1229 goto err_setup_cbdr;
1230
1231 err = enetc_init_port_rfs_memory(si);
1232 if (err) {
1233 dev_err(&pdev->dev, "Failed to initialize RFS memory\n");
1234 goto err_init_port_rfs;
1235 }
1236
1237 err = enetc_init_port_rss_memory(si);
1238 if (err) {
1239 dev_err(&pdev->dev, "Failed to initialize RSS memory\n");
1240 goto err_init_port_rss;
1241 }
1242
3222b5b6 1243 if (node && !of_device_is_available(node)) {
3222b5b6
VO		 1244 dev_info(&pdev->dev, "device is disabled, skipping\n");
1245 err = -ENODEV;
1246 goto err_device_disabled;
1247 }
1248
d4fd0404
CM		 1249 pf = enetc_si_priv(si);
1250 pf->si = si;
1251 pf->total_vfs = pci_sriov_get_totalvfs(pdev);
1252
652d3be2
MW		 1253 err = enetc_setup_mac_addresses(node, pf);
1254 if (err)
1255 goto err_setup_mac_addresses;
1256
d4fd0404
CM		 1257 enetc_configure_port(pf);
1258
1259 enetc_get_si_caps(si);
1260
1261 ndev = alloc_etherdev_mq(sizeof(*priv), ENETC_MAX_NUM_TXQS);
1262 if (!ndev) {
1263 err = -ENOMEM;
1264 dev_err(&pdev->dev, "netdev creation failed\n");
1265 goto err_alloc_netdev;
1266 }
1267
1268 enetc_pf_netdev_setup(si, ndev, &enetc_ndev_ops);
1269
1270 priv = netdev_priv(ndev);
1271
1272 enetc_init_si_rings_params(priv);
1273
1274 err = enetc_alloc_si_resources(priv);
1275 if (err) {
1276 dev_err(&pdev->dev, "SI resource alloc failed\n");
1277 goto err_alloc_si_res;
1278 }
1279
c646d10d
VO		 1280 err = enetc_configure_si(priv);
1281 if (err) {
1282 dev_err(&pdev->dev, "Failed to configure SI\n");
1283 goto err_config_si;
1284 }
1285
d4fd0404
CM		 1286 err = enetc_alloc_msix(priv);
1287 if (err) {
1288 dev_err(&pdev->dev, "MSIX alloc failed\n");
1289 goto err_alloc_msix;
1290 }
1291
4560b2a3
AB		 1292 if (!of_get_phy_mode(node, &pf->if_mode)) {
1293 err = enetc_mdiobus_create(pf, node);
08f90fc9
CM		 1294 if (err)
1295 goto err_mdiobus_create;
1296
4560b2a3 1297 err = enetc_phylink_create(priv, node);
71b77a7a
CM		 1298 if (err)
1299 goto err_phylink_create;
08f90fc9 1300 }
975d183e 1301
d4fd0404
CM		 1302 err = register_netdev(ndev);
1303 if (err)
1304 goto err_reg_netdev;
1305
d4fd0404
CM		 1306 return 0;
1307
1308err_reg_netdev:
71b77a7a
CM		 1309 enetc_phylink_destroy(priv);
1310err_phylink_create:
08f90fc9
CM		 1311 enetc_mdiobus_destroy(pf);
1312err_mdiobus_create:
d4fd0404 1313 enetc_free_msix(priv);
c646d10d 1314err_config_si:
d4fd0404
CM		 1315err_alloc_msix:
1316 enetc_free_si_resources(priv);
1317err_alloc_si_res:
1318 si->ndev = NULL;
1319 free_netdev(ndev);
1320err_alloc_netdev:
4b47c0b8
VO		 1321err_init_port_rss:
1322err_init_port_rfs:
3222b5b6 1323err_device_disabled:
652d3be2 1324err_setup_mac_addresses:
4b47c0b8
VO		 1325 enetc_teardown_cbdr(&si->cbd_ring);
1326err_setup_cbdr:
d4fd0404
CM		 1327err_map_pf_space:
1328 enetc_pci_remove(pdev);
1329
1330 return err;
1331}
1332
1333static void enetc_pf_remove(struct pci_dev *pdev)
1334{
1335 struct enetc_si *si = pci_get_drvdata(pdev);
1336 struct enetc_pf *pf = enetc_si_priv(si);
1337 struct enetc_ndev_priv *priv;
1338
08f90fc9 1339 priv = netdev_priv(si->ndev);
08f90fc9 1340
d4fd0404
CM		 1341 if (pf->num_vfs)
1342 enetc_sriov_configure(pdev, 0);
1343
d4fd0404
CM		 1344 unregister_netdev(si->ndev);
1345
3af409ca
VO		 1346 enetc_phylink_destroy(priv);
1347 enetc_mdiobus_destroy(pf);
1348
d4fd0404
CM		 1349 enetc_free_msix(priv);
1350
1351 enetc_free_si_resources(priv);
c54f042d 1352 enetc_teardown_cbdr(&si->cbd_ring);
d4fd0404
CM		 1353
1354 free_netdev(si->ndev);
1355
1356 enetc_pci_remove(pdev);
1357}
1358
1359static const struct pci_device_id enetc_pf_id_table[] = {
1360 { PCI_DEVICE(PCI_VENDOR_ID_FREESCALE, ENETC_DEV_ID_PF) },
1361 { 0, } /* End of table. */
1362};
1363MODULE_DEVICE_TABLE(pci, enetc_pf_id_table);
1364
1365static struct pci_driver enetc_pf_driver = {
1366 .name = KBUILD_MODNAME,
1367 .id_table = enetc_pf_id_table,
1368 .probe = enetc_pf_probe,
1369 .remove = enetc_pf_remove,
1370#ifdef CONFIG_PCI_IOV
1371 .sriov_configure = enetc_sriov_configure,
1372#endif
1373};
1374module_pci_driver(enetc_pf_driver);
1375
1376MODULE_DESCRIPTION(ENETC_DRV_NAME_STR);
1377MODULE_LICENSE("Dual BSD/GPL");
Linux 6.x block layer and io_uring tree(s)