Commit | Line | Data |
---|---|---|
c0c050c5 MC |
1 | /* Broadcom NetXtreme-C/E network driver. |
2 | * | |
11f15ed3 | 3 | * Copyright (c) 2014-2016 Broadcom Corporation |
894aa69a | 4 | * Copyright (c) 2016-2018 Broadcom Limited |
c0c050c5 MC |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation. | |
9 | */ | |
10 | ||
11 | #ifndef BNXT_H | |
12 | #define BNXT_H | |
13 | ||
14 | #define DRV_MODULE_NAME "bnxt_en" | |
31d357c0 | 15 | #define DRV_MODULE_VERSION "1.10.0" |
c0c050c5 | 16 | |
c193554e | 17 | #define DRV_VER_MAJ 1 |
31d357c0 MC |
18 | #define DRV_VER_MIN 10 |
19 | #define DRV_VER_UPD 0 | |
c0c050c5 | 20 | |
282ccf6e | 21 | #include <linux/interrupt.h> |
2ae7408f | 22 | #include <linux/rhashtable.h> |
4ab0c6a8 | 23 | #include <net/devlink.h> |
ee5c7fb3 | 24 | #include <net/dst_metadata.h> |
96a8604f | 25 | #include <net/xdp.h> |
4f75da36 | 26 | #include <linux/dim.h> |
282ccf6e | 27 | |
c0c050c5 MC |
28 | struct tx_bd { |
29 | __le32 tx_bd_len_flags_type; | |
30 | #define TX_BD_TYPE (0x3f << 0) | |
31 | #define TX_BD_TYPE_SHORT_TX_BD (0x00 << 0) | |
32 | #define TX_BD_TYPE_LONG_TX_BD (0x10 << 0) | |
33 | #define TX_BD_FLAGS_PACKET_END (1 << 6) | |
34 | #define TX_BD_FLAGS_NO_CMPL (1 << 7) | |
35 | #define TX_BD_FLAGS_BD_CNT (0x1f << 8) | |
36 | #define TX_BD_FLAGS_BD_CNT_SHIFT 8 | |
37 | #define TX_BD_FLAGS_LHINT (3 << 13) | |
38 | #define TX_BD_FLAGS_LHINT_SHIFT 13 | |
39 | #define TX_BD_FLAGS_LHINT_512_AND_SMALLER (0 << 13) | |
40 | #define TX_BD_FLAGS_LHINT_512_TO_1023 (1 << 13) | |
41 | #define TX_BD_FLAGS_LHINT_1024_TO_2047 (2 << 13) | |
42 | #define TX_BD_FLAGS_LHINT_2048_AND_LARGER (3 << 13) | |
43 | #define TX_BD_FLAGS_COAL_NOW (1 << 15) | |
44 | #define TX_BD_LEN (0xffff << 16) | |
45 | #define TX_BD_LEN_SHIFT 16 | |
46 | ||
47 | u32 tx_bd_opaque; | |
48 | __le64 tx_bd_haddr; | |
49 | } __packed; | |
50 | ||
51 | struct tx_bd_ext { | |
52 | __le32 tx_bd_hsize_lflags; | |
53 | #define TX_BD_FLAGS_TCP_UDP_CHKSUM (1 << 0) | |
54 | #define TX_BD_FLAGS_IP_CKSUM (1 << 1) | |
55 | #define TX_BD_FLAGS_NO_CRC (1 << 2) | |
56 | #define TX_BD_FLAGS_STAMP (1 << 3) | |
57 | #define TX_BD_FLAGS_T_IP_CHKSUM (1 << 4) | |
58 | #define TX_BD_FLAGS_LSO (1 << 5) | |
59 | #define TX_BD_FLAGS_IPID_FMT (1 << 6) | |
60 | #define TX_BD_FLAGS_T_IPID (1 << 7) | |
61 | #define TX_BD_HSIZE (0xff << 16) | |
62 | #define TX_BD_HSIZE_SHIFT 16 | |
63 | ||
64 | __le32 tx_bd_mss; | |
65 | __le32 tx_bd_cfa_action; | |
66 | #define TX_BD_CFA_ACTION (0xffff << 16) | |
67 | #define TX_BD_CFA_ACTION_SHIFT 16 | |
68 | ||
69 | __le32 tx_bd_cfa_meta; | |
70 | #define TX_BD_CFA_META_MASK 0xfffffff | |
71 | #define TX_BD_CFA_META_VID_MASK 0xfff | |
72 | #define TX_BD_CFA_META_PRI_MASK (0xf << 12) | |
73 | #define TX_BD_CFA_META_PRI_SHIFT 12 | |
74 | #define TX_BD_CFA_META_TPID_MASK (3 << 16) | |
75 | #define TX_BD_CFA_META_TPID_SHIFT 16 | |
76 | #define TX_BD_CFA_META_KEY (0xf << 28) | |
77 | #define TX_BD_CFA_META_KEY_SHIFT 28 | |
78 | #define TX_BD_CFA_META_KEY_VLAN (1 << 28) | |
79 | }; | |
80 | ||
81 | struct rx_bd { | |
82 | __le32 rx_bd_len_flags_type; | |
83 | #define RX_BD_TYPE (0x3f << 0) | |
84 | #define RX_BD_TYPE_RX_PACKET_BD 0x4 | |
85 | #define RX_BD_TYPE_RX_BUFFER_BD 0x5 | |
86 | #define RX_BD_TYPE_RX_AGG_BD 0x6 | |
87 | #define RX_BD_TYPE_16B_BD_SIZE (0 << 4) | |
88 | #define RX_BD_TYPE_32B_BD_SIZE (1 << 4) | |
89 | #define RX_BD_TYPE_48B_BD_SIZE (2 << 4) | |
90 | #define RX_BD_TYPE_64B_BD_SIZE (3 << 4) | |
91 | #define RX_BD_FLAGS_SOP (1 << 6) | |
92 | #define RX_BD_FLAGS_EOP (1 << 7) | |
93 | #define RX_BD_FLAGS_BUFFERS (3 << 8) | |
94 | #define RX_BD_FLAGS_1_BUFFER_PACKET (0 << 8) | |
95 | #define RX_BD_FLAGS_2_BUFFER_PACKET (1 << 8) | |
96 | #define RX_BD_FLAGS_3_BUFFER_PACKET (2 << 8) | |
97 | #define RX_BD_FLAGS_4_BUFFER_PACKET (3 << 8) | |
98 | #define RX_BD_LEN (0xffff << 16) | |
99 | #define RX_BD_LEN_SHIFT 16 | |
100 | ||
101 | u32 rx_bd_opaque; | |
102 | __le64 rx_bd_haddr; | |
103 | }; | |
104 | ||
105 | struct tx_cmp { | |
106 | __le32 tx_cmp_flags_type; | |
107 | #define CMP_TYPE (0x3f << 0) | |
108 | #define CMP_TYPE_TX_L2_CMP 0 | |
109 | #define CMP_TYPE_RX_L2_CMP 17 | |
110 | #define CMP_TYPE_RX_AGG_CMP 18 | |
111 | #define CMP_TYPE_RX_L2_TPA_START_CMP 19 | |
112 | #define CMP_TYPE_RX_L2_TPA_END_CMP 21 | |
113 | #define CMP_TYPE_STATUS_CMP 32 | |
114 | #define CMP_TYPE_REMOTE_DRIVER_REQ 34 | |
115 | #define CMP_TYPE_REMOTE_DRIVER_RESP 36 | |
116 | #define CMP_TYPE_ERROR_STATUS 48 | |
441cabbb MC |
117 | #define CMPL_BASE_TYPE_STAT_EJECT 0x1aUL |
118 | #define CMPL_BASE_TYPE_HWRM_DONE 0x20UL | |
119 | #define CMPL_BASE_TYPE_HWRM_FWD_REQ 0x22UL | |
120 | #define CMPL_BASE_TYPE_HWRM_FWD_RESP 0x24UL | |
121 | #define CMPL_BASE_TYPE_HWRM_ASYNC_EVENT 0x2eUL | |
c0c050c5 MC |
122 | |
123 | #define TX_CMP_FLAGS_ERROR (1 << 6) | |
124 | #define TX_CMP_FLAGS_PUSH (1 << 7) | |
125 | ||
126 | u32 tx_cmp_opaque; | |
127 | __le32 tx_cmp_errors_v; | |
128 | #define TX_CMP_V (1 << 0) | |
129 | #define TX_CMP_ERRORS_BUFFER_ERROR (7 << 1) | |
130 | #define TX_CMP_ERRORS_BUFFER_ERROR_NO_ERROR 0 | |
131 | #define TX_CMP_ERRORS_BUFFER_ERROR_BAD_FORMAT 2 | |
132 | #define TX_CMP_ERRORS_BUFFER_ERROR_INVALID_STAG 4 | |
133 | #define TX_CMP_ERRORS_BUFFER_ERROR_STAG_BOUNDS 5 | |
134 | #define TX_CMP_ERRORS_ZERO_LENGTH_PKT (1 << 4) | |
135 | #define TX_CMP_ERRORS_EXCESSIVE_BD_LEN (1 << 5) | |
136 | #define TX_CMP_ERRORS_DMA_ERROR (1 << 6) | |
137 | #define TX_CMP_ERRORS_HINT_TOO_SHORT (1 << 7) | |
138 | ||
139 | __le32 tx_cmp_unsed_3; | |
140 | }; | |
141 | ||
142 | struct rx_cmp { | |
143 | __le32 rx_cmp_len_flags_type; | |
144 | #define RX_CMP_CMP_TYPE (0x3f << 0) | |
145 | #define RX_CMP_FLAGS_ERROR (1 << 6) | |
146 | #define RX_CMP_FLAGS_PLACEMENT (7 << 7) | |
147 | #define RX_CMP_FLAGS_RSS_VALID (1 << 10) | |
148 | #define RX_CMP_FLAGS_UNUSED (1 << 11) | |
149 | #define RX_CMP_FLAGS_ITYPES_SHIFT 12 | |
150 | #define RX_CMP_FLAGS_ITYPE_UNKNOWN (0 << 12) | |
151 | #define RX_CMP_FLAGS_ITYPE_IP (1 << 12) | |
152 | #define RX_CMP_FLAGS_ITYPE_TCP (2 << 12) | |
153 | #define RX_CMP_FLAGS_ITYPE_UDP (3 << 12) | |
154 | #define RX_CMP_FLAGS_ITYPE_FCOE (4 << 12) | |
155 | #define RX_CMP_FLAGS_ITYPE_ROCE (5 << 12) | |
156 | #define RX_CMP_FLAGS_ITYPE_PTP_WO_TS (8 << 12) | |
157 | #define RX_CMP_FLAGS_ITYPE_PTP_W_TS (9 << 12) | |
158 | #define RX_CMP_LEN (0xffff << 16) | |
159 | #define RX_CMP_LEN_SHIFT 16 | |
160 | ||
161 | u32 rx_cmp_opaque; | |
162 | __le32 rx_cmp_misc_v1; | |
163 | #define RX_CMP_V1 (1 << 0) | |
164 | #define RX_CMP_AGG_BUFS (0x1f << 1) | |
165 | #define RX_CMP_AGG_BUFS_SHIFT 1 | |
166 | #define RX_CMP_RSS_HASH_TYPE (0x7f << 9) | |
167 | #define RX_CMP_RSS_HASH_TYPE_SHIFT 9 | |
168 | #define RX_CMP_PAYLOAD_OFFSET (0xff << 16) | |
169 | #define RX_CMP_PAYLOAD_OFFSET_SHIFT 16 | |
170 | ||
171 | __le32 rx_cmp_rss_hash; | |
172 | }; | |
173 | ||
174 | #define RX_CMP_HASH_VALID(rxcmp) \ | |
175 | ((rxcmp)->rx_cmp_len_flags_type & cpu_to_le32(RX_CMP_FLAGS_RSS_VALID)) | |
176 | ||
614388ce MC |
177 | #define RSS_PROFILE_ID_MASK 0x1f |
178 | ||
c0c050c5 | 179 | #define RX_CMP_HASH_TYPE(rxcmp) \ |
614388ce MC |
180 | (((le32_to_cpu((rxcmp)->rx_cmp_misc_v1) & RX_CMP_RSS_HASH_TYPE) >>\ |
181 | RX_CMP_RSS_HASH_TYPE_SHIFT) & RSS_PROFILE_ID_MASK) | |
c0c050c5 MC |
182 | |
183 | struct rx_cmp_ext { | |
184 | __le32 rx_cmp_flags2; | |
185 | #define RX_CMP_FLAGS2_IP_CS_CALC 0x1 | |
186 | #define RX_CMP_FLAGS2_L4_CS_CALC (0x1 << 1) | |
187 | #define RX_CMP_FLAGS2_T_IP_CS_CALC (0x1 << 2) | |
188 | #define RX_CMP_FLAGS2_T_L4_CS_CALC (0x1 << 3) | |
189 | #define RX_CMP_FLAGS2_META_FORMAT_VLAN (0x1 << 4) | |
190 | __le32 rx_cmp_meta_data; | |
ed7bc602 | 191 | #define RX_CMP_FLAGS2_METADATA_TCI_MASK 0xffff |
c0c050c5 MC |
192 | #define RX_CMP_FLAGS2_METADATA_VID_MASK 0xfff |
193 | #define RX_CMP_FLAGS2_METADATA_TPID_MASK 0xffff0000 | |
194 | #define RX_CMP_FLAGS2_METADATA_TPID_SFT 16 | |
195 | __le32 rx_cmp_cfa_code_errors_v2; | |
196 | #define RX_CMP_V (1 << 0) | |
197 | #define RX_CMPL_ERRORS_MASK (0x7fff << 1) | |
198 | #define RX_CMPL_ERRORS_SFT 1 | |
199 | #define RX_CMPL_ERRORS_BUFFER_ERROR_MASK (0x7 << 1) | |
200 | #define RX_CMPL_ERRORS_BUFFER_ERROR_NO_BUFFER (0x0 << 1) | |
201 | #define RX_CMPL_ERRORS_BUFFER_ERROR_DID_NOT_FIT (0x1 << 1) | |
202 | #define RX_CMPL_ERRORS_BUFFER_ERROR_NOT_ON_CHIP (0x2 << 1) | |
203 | #define RX_CMPL_ERRORS_BUFFER_ERROR_BAD_FORMAT (0x3 << 1) | |
204 | #define RX_CMPL_ERRORS_IP_CS_ERROR (0x1 << 4) | |
205 | #define RX_CMPL_ERRORS_L4_CS_ERROR (0x1 << 5) | |
206 | #define RX_CMPL_ERRORS_T_IP_CS_ERROR (0x1 << 6) | |
207 | #define RX_CMPL_ERRORS_T_L4_CS_ERROR (0x1 << 7) | |
208 | #define RX_CMPL_ERRORS_CRC_ERROR (0x1 << 8) | |
209 | #define RX_CMPL_ERRORS_T_PKT_ERROR_MASK (0x7 << 9) | |
210 | #define RX_CMPL_ERRORS_T_PKT_ERROR_NO_ERROR (0x0 << 9) | |
211 | #define RX_CMPL_ERRORS_T_PKT_ERROR_T_L3_BAD_VERSION (0x1 << 9) | |
212 | #define RX_CMPL_ERRORS_T_PKT_ERROR_T_L3_BAD_HDR_LEN (0x2 << 9) | |
213 | #define RX_CMPL_ERRORS_T_PKT_ERROR_TUNNEL_TOTAL_ERROR (0x3 << 9) | |
214 | #define RX_CMPL_ERRORS_T_PKT_ERROR_T_IP_TOTAL_ERROR (0x4 << 9) | |
215 | #define RX_CMPL_ERRORS_T_PKT_ERROR_T_UDP_TOTAL_ERROR (0x5 << 9) | |
216 | #define RX_CMPL_ERRORS_T_PKT_ERROR_T_L3_BAD_TTL (0x6 << 9) | |
217 | #define RX_CMPL_ERRORS_PKT_ERROR_MASK (0xf << 12) | |
218 | #define RX_CMPL_ERRORS_PKT_ERROR_NO_ERROR (0x0 << 12) | |
219 | #define RX_CMPL_ERRORS_PKT_ERROR_L3_BAD_VERSION (0x1 << 12) | |
220 | #define RX_CMPL_ERRORS_PKT_ERROR_L3_BAD_HDR_LEN (0x2 << 12) | |
221 | #define RX_CMPL_ERRORS_PKT_ERROR_L3_BAD_TTL (0x3 << 12) | |
222 | #define RX_CMPL_ERRORS_PKT_ERROR_IP_TOTAL_ERROR (0x4 << 12) | |
223 | #define RX_CMPL_ERRORS_PKT_ERROR_UDP_TOTAL_ERROR (0x5 << 12) | |
224 | #define RX_CMPL_ERRORS_PKT_ERROR_L4_BAD_HDR_LEN (0x6 << 12) | |
225 | #define RX_CMPL_ERRORS_PKT_ERROR_L4_BAD_HDR_LEN_TOO_SMALL (0x7 << 12) | |
226 | #define RX_CMPL_ERRORS_PKT_ERROR_L4_BAD_OPT_LEN (0x8 << 12) | |
227 | ||
228 | #define RX_CMPL_CFA_CODE_MASK (0xffff << 16) | |
229 | #define RX_CMPL_CFA_CODE_SFT 16 | |
230 | ||
231 | __le32 rx_cmp_unused3; | |
232 | }; | |
233 | ||
234 | #define RX_CMP_L2_ERRORS \ | |
235 | cpu_to_le32(RX_CMPL_ERRORS_BUFFER_ERROR_MASK | RX_CMPL_ERRORS_CRC_ERROR) | |
236 | ||
237 | #define RX_CMP_L4_CS_BITS \ | |
238 | (cpu_to_le32(RX_CMP_FLAGS2_L4_CS_CALC | RX_CMP_FLAGS2_T_L4_CS_CALC)) | |
239 | ||
240 | #define RX_CMP_L4_CS_ERR_BITS \ | |
241 | (cpu_to_le32(RX_CMPL_ERRORS_L4_CS_ERROR | RX_CMPL_ERRORS_T_L4_CS_ERROR)) | |
242 | ||
243 | #define RX_CMP_L4_CS_OK(rxcmp1) \ | |
244 | (((rxcmp1)->rx_cmp_flags2 & RX_CMP_L4_CS_BITS) && \ | |
245 | !((rxcmp1)->rx_cmp_cfa_code_errors_v2 & RX_CMP_L4_CS_ERR_BITS)) | |
246 | ||
247 | #define RX_CMP_ENCAP(rxcmp1) \ | |
248 | ((le32_to_cpu((rxcmp1)->rx_cmp_flags2) & \ | |
249 | RX_CMP_FLAGS2_T_L4_CS_CALC) >> 3) | |
250 | ||
ee5c7fb3 SP |
251 | #define RX_CMP_CFA_CODE(rxcmpl1) \ |
252 | ((le32_to_cpu((rxcmpl1)->rx_cmp_cfa_code_errors_v2) & \ | |
253 | RX_CMPL_CFA_CODE_MASK) >> RX_CMPL_CFA_CODE_SFT) | |
254 | ||
c0c050c5 MC |
255 | struct rx_agg_cmp { |
256 | __le32 rx_agg_cmp_len_flags_type; | |
257 | #define RX_AGG_CMP_TYPE (0x3f << 0) | |
258 | #define RX_AGG_CMP_LEN (0xffff << 16) | |
259 | #define RX_AGG_CMP_LEN_SHIFT 16 | |
260 | u32 rx_agg_cmp_opaque; | |
261 | __le32 rx_agg_cmp_v; | |
262 | #define RX_AGG_CMP_V (1 << 0) | |
263 | __le32 rx_agg_cmp_unused; | |
264 | }; | |
265 | ||
266 | struct rx_tpa_start_cmp { | |
267 | __le32 rx_tpa_start_cmp_len_flags_type; | |
268 | #define RX_TPA_START_CMP_TYPE (0x3f << 0) | |
269 | #define RX_TPA_START_CMP_FLAGS (0x3ff << 6) | |
270 | #define RX_TPA_START_CMP_FLAGS_SHIFT 6 | |
271 | #define RX_TPA_START_CMP_FLAGS_PLACEMENT (0x7 << 7) | |
272 | #define RX_TPA_START_CMP_FLAGS_PLACEMENT_SHIFT 7 | |
273 | #define RX_TPA_START_CMP_FLAGS_PLACEMENT_JUMBO (0x1 << 7) | |
274 | #define RX_TPA_START_CMP_FLAGS_PLACEMENT_HDS (0x2 << 7) | |
275 | #define RX_TPA_START_CMP_FLAGS_PLACEMENT_GRO_JUMBO (0x5 << 7) | |
276 | #define RX_TPA_START_CMP_FLAGS_PLACEMENT_GRO_HDS (0x6 << 7) | |
277 | #define RX_TPA_START_CMP_FLAGS_RSS_VALID (0x1 << 10) | |
278 | #define RX_TPA_START_CMP_FLAGS_ITYPES (0xf << 12) | |
279 | #define RX_TPA_START_CMP_FLAGS_ITYPES_SHIFT 12 | |
280 | #define RX_TPA_START_CMP_FLAGS_ITYPE_TCP (0x2 << 12) | |
281 | #define RX_TPA_START_CMP_LEN (0xffff << 16) | |
282 | #define RX_TPA_START_CMP_LEN_SHIFT 16 | |
283 | ||
284 | u32 rx_tpa_start_cmp_opaque; | |
285 | __le32 rx_tpa_start_cmp_misc_v1; | |
286 | #define RX_TPA_START_CMP_V1 (0x1 << 0) | |
287 | #define RX_TPA_START_CMP_RSS_HASH_TYPE (0x7f << 9) | |
288 | #define RX_TPA_START_CMP_RSS_HASH_TYPE_SHIFT 9 | |
289 | #define RX_TPA_START_CMP_AGG_ID (0x7f << 25) | |
290 | #define RX_TPA_START_CMP_AGG_ID_SHIFT 25 | |
291 | ||
292 | __le32 rx_tpa_start_cmp_rss_hash; | |
293 | }; | |
294 | ||
295 | #define TPA_START_HASH_VALID(rx_tpa_start) \ | |
296 | ((rx_tpa_start)->rx_tpa_start_cmp_len_flags_type & \ | |
297 | cpu_to_le32(RX_TPA_START_CMP_FLAGS_RSS_VALID)) | |
298 | ||
299 | #define TPA_START_HASH_TYPE(rx_tpa_start) \ | |
614388ce MC |
300 | (((le32_to_cpu((rx_tpa_start)->rx_tpa_start_cmp_misc_v1) & \ |
301 | RX_TPA_START_CMP_RSS_HASH_TYPE) >> \ | |
302 | RX_TPA_START_CMP_RSS_HASH_TYPE_SHIFT) & RSS_PROFILE_ID_MASK) | |
c0c050c5 MC |
303 | |
304 | #define TPA_START_AGG_ID(rx_tpa_start) \ | |
305 | ((le32_to_cpu((rx_tpa_start)->rx_tpa_start_cmp_misc_v1) & \ | |
306 | RX_TPA_START_CMP_AGG_ID) >> RX_TPA_START_CMP_AGG_ID_SHIFT) | |
307 | ||
308 | struct rx_tpa_start_cmp_ext { | |
309 | __le32 rx_tpa_start_cmp_flags2; | |
310 | #define RX_TPA_START_CMP_FLAGS2_IP_CS_CALC (0x1 << 0) | |
311 | #define RX_TPA_START_CMP_FLAGS2_L4_CS_CALC (0x1 << 1) | |
312 | #define RX_TPA_START_CMP_FLAGS2_T_IP_CS_CALC (0x1 << 2) | |
313 | #define RX_TPA_START_CMP_FLAGS2_T_L4_CS_CALC (0x1 << 3) | |
94758f8d | 314 | #define RX_TPA_START_CMP_FLAGS2_IP_TYPE (0x1 << 8) |
c0c050c5 MC |
315 | |
316 | __le32 rx_tpa_start_cmp_metadata; | |
317 | __le32 rx_tpa_start_cmp_cfa_code_v2; | |
318 | #define RX_TPA_START_CMP_V2 (0x1 << 0) | |
319 | #define RX_TPA_START_CMP_CFA_CODE (0xffff << 16) | |
320 | #define RX_TPA_START_CMPL_CFA_CODE_SHIFT 16 | |
94758f8d | 321 | __le32 rx_tpa_start_cmp_hdr_info; |
c0c050c5 MC |
322 | }; |
323 | ||
ee5c7fb3 SP |
324 | #define TPA_START_CFA_CODE(rx_tpa_start) \ |
325 | ((le32_to_cpu((rx_tpa_start)->rx_tpa_start_cmp_cfa_code_v2) & \ | |
326 | RX_TPA_START_CMP_CFA_CODE) >> RX_TPA_START_CMPL_CFA_CODE_SHIFT) | |
327 | ||
50f011b6 MC |
328 | #define TPA_START_IS_IPV6(rx_tpa_start) \ |
329 | (!!((rx_tpa_start)->rx_tpa_start_cmp_flags2 & \ | |
330 | cpu_to_le32(RX_TPA_START_CMP_FLAGS2_IP_TYPE))) | |
331 | ||
c0c050c5 MC |
332 | struct rx_tpa_end_cmp { |
333 | __le32 rx_tpa_end_cmp_len_flags_type; | |
334 | #define RX_TPA_END_CMP_TYPE (0x3f << 0) | |
335 | #define RX_TPA_END_CMP_FLAGS (0x3ff << 6) | |
336 | #define RX_TPA_END_CMP_FLAGS_SHIFT 6 | |
337 | #define RX_TPA_END_CMP_FLAGS_PLACEMENT (0x7 << 7) | |
338 | #define RX_TPA_END_CMP_FLAGS_PLACEMENT_SHIFT 7 | |
339 | #define RX_TPA_END_CMP_FLAGS_PLACEMENT_JUMBO (0x1 << 7) | |
340 | #define RX_TPA_END_CMP_FLAGS_PLACEMENT_HDS (0x2 << 7) | |
341 | #define RX_TPA_END_CMP_FLAGS_PLACEMENT_GRO_JUMBO (0x5 << 7) | |
342 | #define RX_TPA_END_CMP_FLAGS_PLACEMENT_GRO_HDS (0x6 << 7) | |
343 | #define RX_TPA_END_CMP_FLAGS_RSS_VALID (0x1 << 10) | |
344 | #define RX_TPA_END_CMP_FLAGS_ITYPES (0xf << 12) | |
345 | #define RX_TPA_END_CMP_FLAGS_ITYPES_SHIFT 12 | |
346 | #define RX_TPA_END_CMP_FLAGS_ITYPE_TCP (0x2 << 12) | |
347 | #define RX_TPA_END_CMP_LEN (0xffff << 16) | |
348 | #define RX_TPA_END_CMP_LEN_SHIFT 16 | |
349 | ||
350 | u32 rx_tpa_end_cmp_opaque; | |
351 | __le32 rx_tpa_end_cmp_misc_v1; | |
352 | #define RX_TPA_END_CMP_V1 (0x1 << 0) | |
353 | #define RX_TPA_END_CMP_AGG_BUFS (0x3f << 1) | |
354 | #define RX_TPA_END_CMP_AGG_BUFS_SHIFT 1 | |
355 | #define RX_TPA_END_CMP_TPA_SEGS (0xff << 8) | |
356 | #define RX_TPA_END_CMP_TPA_SEGS_SHIFT 8 | |
357 | #define RX_TPA_END_CMP_PAYLOAD_OFFSET (0xff << 16) | |
358 | #define RX_TPA_END_CMP_PAYLOAD_OFFSET_SHIFT 16 | |
359 | #define RX_TPA_END_CMP_AGG_ID (0x7f << 25) | |
360 | #define RX_TPA_END_CMP_AGG_ID_SHIFT 25 | |
361 | ||
362 | __le32 rx_tpa_end_cmp_tsdelta; | |
363 | #define RX_TPA_END_GRO_TS (0x1 << 31) | |
364 | }; | |
365 | ||
366 | #define TPA_END_AGG_ID(rx_tpa_end) \ | |
367 | ((le32_to_cpu((rx_tpa_end)->rx_tpa_end_cmp_misc_v1) & \ | |
368 | RX_TPA_END_CMP_AGG_ID) >> RX_TPA_END_CMP_AGG_ID_SHIFT) | |
369 | ||
370 | #define TPA_END_TPA_SEGS(rx_tpa_end) \ | |
371 | ((le32_to_cpu((rx_tpa_end)->rx_tpa_end_cmp_misc_v1) & \ | |
372 | RX_TPA_END_CMP_TPA_SEGS) >> RX_TPA_END_CMP_TPA_SEGS_SHIFT) | |
373 | ||
374 | #define RX_TPA_END_CMP_FLAGS_PLACEMENT_ANY_GRO \ | |
375 | cpu_to_le32(RX_TPA_END_CMP_FLAGS_PLACEMENT_GRO_JUMBO & \ | |
376 | RX_TPA_END_CMP_FLAGS_PLACEMENT_GRO_HDS) | |
377 | ||
378 | #define TPA_END_GRO(rx_tpa_end) \ | |
379 | ((rx_tpa_end)->rx_tpa_end_cmp_len_flags_type & \ | |
380 | RX_TPA_END_CMP_FLAGS_PLACEMENT_ANY_GRO) | |
381 | ||
382 | #define TPA_END_GRO_TS(rx_tpa_end) \ | |
a58a3e68 MC |
383 | (!!((rx_tpa_end)->rx_tpa_end_cmp_tsdelta & \ |
384 | cpu_to_le32(RX_TPA_END_GRO_TS))) | |
c0c050c5 MC |
385 | |
386 | struct rx_tpa_end_cmp_ext { | |
387 | __le32 rx_tpa_end_cmp_dup_acks; | |
388 | #define RX_TPA_END_CMP_TPA_DUP_ACKS (0xf << 0) | |
389 | ||
390 | __le32 rx_tpa_end_cmp_seg_len; | |
391 | #define RX_TPA_END_CMP_TPA_SEG_LEN (0xffff << 0) | |
392 | ||
393 | __le32 rx_tpa_end_cmp_errors_v2; | |
394 | #define RX_TPA_END_CMP_V2 (0x1 << 0) | |
69c149e2 | 395 | #define RX_TPA_END_CMP_ERRORS (0x3 << 1) |
c0c050c5 MC |
396 | #define RX_TPA_END_CMPL_ERRORS_SHIFT 1 |
397 | ||
398 | u32 rx_tpa_end_cmp_start_opaque; | |
399 | }; | |
400 | ||
69c149e2 MC |
401 | #define TPA_END_ERRORS(rx_tpa_end_ext) \ |
402 | ((rx_tpa_end_ext)->rx_tpa_end_cmp_errors_v2 & \ | |
403 | cpu_to_le32(RX_TPA_END_CMP_ERRORS)) | |
404 | ||
e38287b7 MC |
405 | struct nqe_cn { |
406 | __le16 type; | |
407 | #define NQ_CN_TYPE_MASK 0x3fUL | |
408 | #define NQ_CN_TYPE_SFT 0 | |
409 | #define NQ_CN_TYPE_CQ_NOTIFICATION 0x30UL | |
410 | #define NQ_CN_TYPE_LAST NQ_CN_TYPE_CQ_NOTIFICATION | |
411 | __le16 reserved16; | |
412 | __le32 cq_handle_low; | |
413 | __le32 v; | |
414 | #define NQ_CN_V 0x1UL | |
415 | __le32 cq_handle_high; | |
416 | }; | |
417 | ||
c0c050c5 MC |
418 | #define DB_IDX_MASK 0xffffff |
419 | #define DB_IDX_VALID (0x1 << 26) | |
420 | #define DB_IRQ_DIS (0x1 << 27) | |
421 | #define DB_KEY_TX (0x0 << 28) | |
422 | #define DB_KEY_RX (0x1 << 28) | |
423 | #define DB_KEY_CP (0x2 << 28) | |
424 | #define DB_KEY_ST (0x3 << 28) | |
425 | #define DB_KEY_TX_PUSH (0x4 << 28) | |
426 | #define DB_LONG_TX_PUSH (0x2 << 24) | |
427 | ||
e4060d30 MC |
428 | #define BNXT_MIN_ROCE_CP_RINGS 2 |
429 | #define BNXT_MIN_ROCE_STAT_CTXS 1 | |
430 | ||
e38287b7 MC |
431 | /* 64-bit doorbell */ |
432 | #define DBR_INDEX_MASK 0x0000000000ffffffULL | |
433 | #define DBR_XID_MASK 0x000fffff00000000ULL | |
434 | #define DBR_XID_SFT 32 | |
435 | #define DBR_PATH_L2 (0x1ULL << 56) | |
436 | #define DBR_TYPE_SQ (0x0ULL << 60) | |
437 | #define DBR_TYPE_RQ (0x1ULL << 60) | |
438 | #define DBR_TYPE_SRQ (0x2ULL << 60) | |
439 | #define DBR_TYPE_SRQ_ARM (0x3ULL << 60) | |
440 | #define DBR_TYPE_CQ (0x4ULL << 60) | |
441 | #define DBR_TYPE_CQ_ARMSE (0x5ULL << 60) | |
442 | #define DBR_TYPE_CQ_ARMALL (0x6ULL << 60) | |
443 | #define DBR_TYPE_CQ_ARMENA (0x7ULL << 60) | |
444 | #define DBR_TYPE_SRQ_ARMENA (0x8ULL << 60) | |
445 | #define DBR_TYPE_CQ_CUTOFF_ACK (0x9ULL << 60) | |
446 | #define DBR_TYPE_NQ (0xaULL << 60) | |
447 | #define DBR_TYPE_NQ_ARM (0xbULL << 60) | |
448 | #define DBR_TYPE_NULL (0xfULL << 60) | |
449 | ||
c0c050c5 MC |
450 | #define INVALID_HW_RING_ID ((u16)-1) |
451 | ||
c0c050c5 MC |
452 | /* The hardware supports certain page sizes. Use the supported page sizes |
453 | * to allocate the rings. | |
454 | */ | |
455 | #if (PAGE_SHIFT < 12) | |
456 | #define BNXT_PAGE_SHIFT 12 | |
457 | #elif (PAGE_SHIFT <= 13) | |
458 | #define BNXT_PAGE_SHIFT PAGE_SHIFT | |
459 | #elif (PAGE_SHIFT < 16) | |
460 | #define BNXT_PAGE_SHIFT 13 | |
461 | #else | |
462 | #define BNXT_PAGE_SHIFT 16 | |
463 | #endif | |
464 | ||
465 | #define BNXT_PAGE_SIZE (1 << BNXT_PAGE_SHIFT) | |
466 | ||
2839f28b MC |
467 | /* The RXBD length is 16-bit so we can only support page sizes < 64K */ |
468 | #if (PAGE_SHIFT > 15) | |
469 | #define BNXT_RX_PAGE_SHIFT 15 | |
470 | #else | |
471 | #define BNXT_RX_PAGE_SHIFT PAGE_SHIFT | |
472 | #endif | |
473 | ||
474 | #define BNXT_RX_PAGE_SIZE (1 << BNXT_RX_PAGE_SHIFT) | |
475 | ||
c61fb99c MC |
476 | #define BNXT_MAX_MTU 9500 |
477 | #define BNXT_MAX_PAGE_MODE_MTU \ | |
c6d30e83 MC |
478 | ((unsigned int)PAGE_SIZE - VLAN_ETH_HLEN - NET_IP_ALIGN - \ |
479 | XDP_PACKET_HEADROOM) | |
c61fb99c | 480 | |
4ffcd582 | 481 | #define BNXT_MIN_PKT_SIZE 52 |
c0c050c5 | 482 | |
51dd55b5 MC |
483 | #define BNXT_DEFAULT_RX_RING_SIZE 511 |
484 | #define BNXT_DEFAULT_TX_RING_SIZE 511 | |
c0c050c5 MC |
485 | |
486 | #define MAX_TPA 64 | |
487 | ||
d0a42d6f MC |
488 | #if (BNXT_PAGE_SHIFT == 16) |
489 | #define MAX_RX_PAGES 1 | |
490 | #define MAX_RX_AGG_PAGES 4 | |
491 | #define MAX_TX_PAGES 1 | |
492 | #define MAX_CP_PAGES 8 | |
493 | #else | |
c0c050c5 MC |
494 | #define MAX_RX_PAGES 8 |
495 | #define MAX_RX_AGG_PAGES 32 | |
496 | #define MAX_TX_PAGES 8 | |
497 | #define MAX_CP_PAGES 64 | |
d0a42d6f | 498 | #endif |
c0c050c5 MC |
499 | |
500 | #define RX_DESC_CNT (BNXT_PAGE_SIZE / sizeof(struct rx_bd)) | |
501 | #define TX_DESC_CNT (BNXT_PAGE_SIZE / sizeof(struct tx_bd)) | |
502 | #define CP_DESC_CNT (BNXT_PAGE_SIZE / sizeof(struct tx_cmp)) | |
503 | ||
504 | #define SW_RXBD_RING_SIZE (sizeof(struct bnxt_sw_rx_bd) * RX_DESC_CNT) | |
505 | #define HW_RXBD_RING_SIZE (sizeof(struct rx_bd) * RX_DESC_CNT) | |
506 | ||
507 | #define SW_RXBD_AGG_RING_SIZE (sizeof(struct bnxt_sw_rx_agg_bd) * RX_DESC_CNT) | |
508 | ||
509 | #define SW_TXBD_RING_SIZE (sizeof(struct bnxt_sw_tx_bd) * TX_DESC_CNT) | |
510 | #define HW_TXBD_RING_SIZE (sizeof(struct tx_bd) * TX_DESC_CNT) | |
511 | ||
512 | #define HW_CMPD_RING_SIZE (sizeof(struct tx_cmp) * CP_DESC_CNT) | |
513 | ||
514 | #define BNXT_MAX_RX_DESC_CNT (RX_DESC_CNT * MAX_RX_PAGES - 1) | |
515 | #define BNXT_MAX_RX_JUM_DESC_CNT (RX_DESC_CNT * MAX_RX_AGG_PAGES - 1) | |
516 | #define BNXT_MAX_TX_DESC_CNT (TX_DESC_CNT * MAX_TX_PAGES - 1) | |
517 | ||
518 | #define RX_RING(x) (((x) & ~(RX_DESC_CNT - 1)) >> (BNXT_PAGE_SHIFT - 4)) | |
519 | #define RX_IDX(x) ((x) & (RX_DESC_CNT - 1)) | |
520 | ||
521 | #define TX_RING(x) (((x) & ~(TX_DESC_CNT - 1)) >> (BNXT_PAGE_SHIFT - 4)) | |
522 | #define TX_IDX(x) ((x) & (TX_DESC_CNT - 1)) | |
523 | ||
524 | #define CP_RING(x) (((x) & ~(CP_DESC_CNT - 1)) >> (BNXT_PAGE_SHIFT - 4)) | |
525 | #define CP_IDX(x) ((x) & (CP_DESC_CNT - 1)) | |
526 | ||
527 | #define TX_CMP_VALID(txcmp, raw_cons) \ | |
528 | (!!((txcmp)->tx_cmp_errors_v & cpu_to_le32(TX_CMP_V)) == \ | |
529 | !((raw_cons) & bp->cp_bit)) | |
530 | ||
531 | #define RX_CMP_VALID(rxcmp1, raw_cons) \ | |
532 | (!!((rxcmp1)->rx_cmp_cfa_code_errors_v2 & cpu_to_le32(RX_CMP_V)) ==\ | |
533 | !((raw_cons) & bp->cp_bit)) | |
534 | ||
535 | #define RX_AGG_CMP_VALID(agg, raw_cons) \ | |
536 | (!!((agg)->rx_agg_cmp_v & cpu_to_le32(RX_AGG_CMP_V)) == \ | |
537 | !((raw_cons) & bp->cp_bit)) | |
538 | ||
0fcec985 MC |
539 | #define NQ_CMP_VALID(nqcmp, raw_cons) \ |
540 | (!!((nqcmp)->v & cpu_to_le32(NQ_CN_V)) == !((raw_cons) & bp->cp_bit)) | |
541 | ||
c0c050c5 MC |
542 | #define TX_CMP_TYPE(txcmp) \ |
543 | (le32_to_cpu((txcmp)->tx_cmp_flags_type) & CMP_TYPE) | |
544 | ||
545 | #define RX_CMP_TYPE(rxcmp) \ | |
546 | (le32_to_cpu((rxcmp)->rx_cmp_len_flags_type) & RX_CMP_CMP_TYPE) | |
547 | ||
548 | #define NEXT_RX(idx) (((idx) + 1) & bp->rx_ring_mask) | |
549 | ||
550 | #define NEXT_RX_AGG(idx) (((idx) + 1) & bp->rx_agg_ring_mask) | |
551 | ||
552 | #define NEXT_TX(idx) (((idx) + 1) & bp->tx_ring_mask) | |
553 | ||
554 | #define ADV_RAW_CMP(idx, n) ((idx) + (n)) | |
555 | #define NEXT_RAW_CMP(idx) ADV_RAW_CMP(idx, 1) | |
556 | #define RING_CMP(idx) ((idx) & bp->cp_ring_mask) | |
557 | #define NEXT_CMP(idx) RING_CMP(ADV_RAW_CMP(idx, 1)) | |
558 | ||
e6ef2699 | 559 | #define BNXT_HWRM_MAX_REQ_LEN (bp->hwrm_max_req_len) |
e605db80 | 560 | #define BNXT_HWRM_SHORT_REQ_LEN sizeof(struct hwrm_short_input) |
ff4fe81d MC |
561 | #define DFLT_HWRM_CMD_TIMEOUT 500 |
562 | #define HWRM_CMD_TIMEOUT (bp->hwrm_cmd_timeout) | |
c0c050c5 MC |
563 | #define HWRM_RESET_TIMEOUT ((HWRM_CMD_TIMEOUT) * 4) |
564 | #define HWRM_RESP_ERR_CODE_MASK 0xffff | |
a8643e16 | 565 | #define HWRM_RESP_LEN_OFFSET 4 |
c0c050c5 MC |
566 | #define HWRM_RESP_LEN_MASK 0xffff0000 |
567 | #define HWRM_RESP_LEN_SFT 16 | |
568 | #define HWRM_RESP_VALID_MASK 0xff000000 | |
569 | #define BNXT_HWRM_REQ_MAX_SIZE 128 | |
570 | #define BNXT_HWRM_REQS_PER_PAGE (BNXT_PAGE_SIZE / \ | |
571 | BNXT_HWRM_REQ_MAX_SIZE) | |
9751e8e7 AG |
572 | #define HWRM_SHORT_MIN_TIMEOUT 3 |
573 | #define HWRM_SHORT_MAX_TIMEOUT 10 | |
574 | #define HWRM_SHORT_TIMEOUT_COUNTER 5 | |
575 | ||
576 | #define HWRM_MIN_TIMEOUT 25 | |
577 | #define HWRM_MAX_TIMEOUT 40 | |
c0c050c5 | 578 | |
cc559c1a MC |
579 | #define HWRM_TOTAL_TIMEOUT(n) (((n) <= HWRM_SHORT_TIMEOUT_COUNTER) ? \ |
580 | ((n) * HWRM_SHORT_MIN_TIMEOUT) : \ | |
581 | (HWRM_SHORT_TIMEOUT_COUNTER * HWRM_SHORT_MIN_TIMEOUT + \ | |
582 | ((n) - HWRM_SHORT_TIMEOUT_COUNTER) * HWRM_MIN_TIMEOUT)) | |
583 | ||
0000b81a | 584 | #define HWRM_VALID_BIT_DELAY_USEC 150 |
cc559c1a | 585 | |
760b6d33 VD |
586 | #define BNXT_HWRM_CHNL_CHIMP 0 |
587 | #define BNXT_HWRM_CHNL_KONG 1 | |
588 | ||
4e5dbbda MC |
589 | #define BNXT_RX_EVENT 1 |
590 | #define BNXT_AGG_EVENT 2 | |
38413406 | 591 | #define BNXT_TX_EVENT 4 |
4e5dbbda | 592 | |
c0c050c5 MC |
593 | struct bnxt_sw_tx_bd { |
594 | struct sk_buff *skb; | |
595 | DEFINE_DMA_UNMAP_ADDR(mapping); | |
596 | u8 is_gso; | |
597 | u8 is_push; | |
38413406 MC |
598 | union { |
599 | unsigned short nr_frags; | |
600 | u16 rx_prod; | |
601 | }; | |
c0c050c5 MC |
602 | }; |
603 | ||
604 | struct bnxt_sw_rx_bd { | |
6bb19474 MC |
605 | void *data; |
606 | u8 *data_ptr; | |
11cd119d | 607 | dma_addr_t mapping; |
c0c050c5 MC |
608 | }; |
609 | ||
610 | struct bnxt_sw_rx_agg_bd { | |
611 | struct page *page; | |
89d0a06c | 612 | unsigned int offset; |
c0c050c5 MC |
613 | dma_addr_t mapping; |
614 | }; | |
615 | ||
6fe19886 | 616 | struct bnxt_ring_mem_info { |
c0c050c5 MC |
617 | int nr_pages; |
618 | int page_size; | |
4f49b2b8 | 619 | u16 flags; |
66cca20a MC |
620 | #define BNXT_RMEM_VALID_PTE_FLAG 1 |
621 | #define BNXT_RMEM_RING_PTE_FLAG 2 | |
4f49b2b8 MC |
622 | #define BNXT_RMEM_USE_FULL_PAGE_FLAG 4 |
623 | ||
624 | u16 depth; | |
66cca20a | 625 | |
c0c050c5 MC |
626 | void **pg_arr; |
627 | dma_addr_t *dma_arr; | |
628 | ||
629 | __le64 *pg_tbl; | |
630 | dma_addr_t pg_tbl_map; | |
631 | ||
632 | int vmem_size; | |
633 | void **vmem; | |
6fe19886 MC |
634 | }; |
635 | ||
636 | struct bnxt_ring_struct { | |
637 | struct bnxt_ring_mem_info ring_mem; | |
c0c050c5 MC |
638 | |
639 | u16 fw_ring_id; /* Ring id filled by Chimp FW */ | |
9899bb59 MC |
640 | union { |
641 | u16 grp_idx; | |
642 | u16 map_idx; /* Used by cmpl rings */ | |
643 | }; | |
23aefdd7 | 644 | u32 handle; |
c0c050c5 MC |
645 | u8 queue_id; |
646 | }; | |
647 | ||
648 | struct tx_push_bd { | |
649 | __le32 doorbell; | |
4419dbe6 MC |
650 | __le32 tx_bd_len_flags_type; |
651 | u32 tx_bd_opaque; | |
c0c050c5 MC |
652 | struct tx_bd_ext txbd2; |
653 | }; | |
654 | ||
4419dbe6 MC |
655 | struct tx_push_buffer { |
656 | struct tx_push_bd push_bd; | |
657 | u32 data[25]; | |
658 | }; | |
659 | ||
697197e5 MC |
660 | struct bnxt_db_info { |
661 | void __iomem *doorbell; | |
662 | union { | |
663 | u64 db_key64; | |
664 | u32 db_key32; | |
665 | }; | |
666 | }; | |
667 | ||
c0c050c5 | 668 | struct bnxt_tx_ring_info { |
b6ab4b01 | 669 | struct bnxt_napi *bnapi; |
c0c050c5 MC |
670 | u16 tx_prod; |
671 | u16 tx_cons; | |
a960dec9 | 672 | u16 txq_index; |
697197e5 | 673 | struct bnxt_db_info tx_db; |
c0c050c5 MC |
674 | |
675 | struct tx_bd *tx_desc_ring[MAX_TX_PAGES]; | |
676 | struct bnxt_sw_tx_bd *tx_buf_ring; | |
677 | ||
678 | dma_addr_t tx_desc_mapping[MAX_TX_PAGES]; | |
679 | ||
4419dbe6 | 680 | struct tx_push_buffer *tx_push; |
c0c050c5 | 681 | dma_addr_t tx_push_mapping; |
4419dbe6 | 682 | __le64 data_mapping; |
c0c050c5 MC |
683 | |
684 | #define BNXT_DEV_STATE_CLOSING 0x1 | |
685 | u32 dev_state; | |
686 | ||
687 | struct bnxt_ring_struct tx_ring_struct; | |
688 | }; | |
689 | ||
74706afa MC |
690 | #define BNXT_LEGACY_COAL_CMPL_PARAMS \ |
691 | (RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_INT_LAT_TMR_MIN | \ | |
692 | RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_INT_LAT_TMR_MAX | \ | |
693 | RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_TIMER_RESET | \ | |
694 | RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_RING_IDLE | \ | |
695 | RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_NUM_CMPL_DMA_AGGR | \ | |
696 | RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_NUM_CMPL_DMA_AGGR_DURING_INT | \ | |
697 | RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_CMPL_AGGR_DMA_TMR | \ | |
698 | RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_CMPL_AGGR_DMA_TMR_DURING_INT | \ | |
699 | RING_AGGINT_QCAPS_RESP_CMPL_PARAMS_NUM_CMPL_AGGR_INT) | |
700 | ||
701 | #define BNXT_COAL_CMPL_ENABLES \ | |
702 | (RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_NUM_CMPL_DMA_AGGR | \ | |
703 | RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_CMPL_AGGR_DMA_TMR | \ | |
704 | RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_INT_LAT_TMR_MAX | \ | |
705 | RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_NUM_CMPL_AGGR_INT) | |
706 | ||
707 | #define BNXT_COAL_CMPL_MIN_TMR_ENABLE \ | |
708 | RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_INT_LAT_TMR_MIN | |
709 | ||
710 | #define BNXT_COAL_CMPL_AGGR_TMR_DURING_INT_ENABLE \ | |
711 | RING_CMPL_RING_CFG_AGGINT_PARAMS_REQ_ENABLES_NUM_CMPL_DMA_AGGR_DURING_INT | |
712 | ||
713 | struct bnxt_coal_cap { | |
714 | u32 cmpl_params; | |
715 | u32 nq_params; | |
716 | u16 num_cmpl_dma_aggr_max; | |
717 | u16 num_cmpl_dma_aggr_during_int_max; | |
718 | u16 cmpl_aggr_dma_tmr_max; | |
719 | u16 cmpl_aggr_dma_tmr_during_int_max; | |
720 | u16 int_lat_tmr_min_max; | |
721 | u16 int_lat_tmr_max_max; | |
722 | u16 num_cmpl_aggr_int_max; | |
723 | u16 timer_units; | |
724 | }; | |
725 | ||
6a8788f2 AG |
726 | struct bnxt_coal { |
727 | u16 coal_ticks; | |
728 | u16 coal_ticks_irq; | |
729 | u16 coal_bufs; | |
730 | u16 coal_bufs_irq; | |
731 | /* RING_IDLE enabled when coal ticks < idle_thresh */ | |
732 | u16 idle_thresh; | |
733 | u8 bufs_per_record; | |
734 | u8 budget; | |
735 | }; | |
736 | ||
c0c050c5 | 737 | struct bnxt_tpa_info { |
6bb19474 MC |
738 | void *data; |
739 | u8 *data_ptr; | |
c0c050c5 MC |
740 | dma_addr_t mapping; |
741 | u16 len; | |
742 | unsigned short gso_type; | |
743 | u32 flags2; | |
744 | u32 metadata; | |
745 | enum pkt_hash_types hash_type; | |
746 | u32 rss_hash; | |
94758f8d MC |
747 | u32 hdr_info; |
748 | ||
749 | #define BNXT_TPA_L4_SIZE(hdr_info) \ | |
750 | (((hdr_info) & 0xf8000000) ? ((hdr_info) >> 27) : 32) | |
751 | ||
752 | #define BNXT_TPA_INNER_L3_OFF(hdr_info) \ | |
753 | (((hdr_info) >> 18) & 0x1ff) | |
754 | ||
755 | #define BNXT_TPA_INNER_L2_OFF(hdr_info) \ | |
756 | (((hdr_info) >> 9) & 0x1ff) | |
757 | ||
758 | #define BNXT_TPA_OUTER_L3_OFF(hdr_info) \ | |
759 | ((hdr_info) & 0x1ff) | |
4ab0c6a8 SP |
760 | |
761 | u16 cfa_code; /* cfa_code in TPA start compl */ | |
c0c050c5 MC |
762 | }; |
763 | ||
764 | struct bnxt_rx_ring_info { | |
b6ab4b01 | 765 | struct bnxt_napi *bnapi; |
c0c050c5 MC |
766 | u16 rx_prod; |
767 | u16 rx_agg_prod; | |
768 | u16 rx_sw_agg_prod; | |
376a5b86 | 769 | u16 rx_next_cons; |
697197e5 MC |
770 | struct bnxt_db_info rx_db; |
771 | struct bnxt_db_info rx_agg_db; | |
c0c050c5 | 772 | |
c6d30e83 MC |
773 | struct bpf_prog *xdp_prog; |
774 | ||
c0c050c5 MC |
775 | struct rx_bd *rx_desc_ring[MAX_RX_PAGES]; |
776 | struct bnxt_sw_rx_bd *rx_buf_ring; | |
777 | ||
778 | struct rx_bd *rx_agg_desc_ring[MAX_RX_AGG_PAGES]; | |
779 | struct bnxt_sw_rx_agg_bd *rx_agg_ring; | |
780 | ||
781 | unsigned long *rx_agg_bmap; | |
782 | u16 rx_agg_bmap_size; | |
783 | ||
89d0a06c MC |
784 | struct page *rx_page; |
785 | unsigned int rx_page_offset; | |
786 | ||
c0c050c5 MC |
787 | dma_addr_t rx_desc_mapping[MAX_RX_PAGES]; |
788 | dma_addr_t rx_agg_desc_mapping[MAX_RX_AGG_PAGES]; | |
789 | ||
790 | struct bnxt_tpa_info *rx_tpa; | |
791 | ||
792 | struct bnxt_ring_struct rx_ring_struct; | |
793 | struct bnxt_ring_struct rx_agg_ring_struct; | |
96a8604f | 794 | struct xdp_rxq_info xdp_rxq; |
c0c050c5 MC |
795 | }; |
796 | ||
797 | struct bnxt_cp_ring_info { | |
50e3ab78 | 798 | struct bnxt_napi *bnapi; |
c0c050c5 | 799 | u32 cp_raw_cons; |
697197e5 | 800 | struct bnxt_db_info cp_db; |
c0c050c5 | 801 | |
3675b92f | 802 | u8 had_work_done:1; |
0fcec985 | 803 | u8 has_more_work:1; |
3675b92f | 804 | |
ffd77621 MC |
805 | u32 last_cp_raw_cons; |
806 | ||
6a8788f2 AG |
807 | struct bnxt_coal rx_ring_coal; |
808 | u64 rx_packets; | |
809 | u64 rx_bytes; | |
810 | u64 event_ctr; | |
811 | ||
8960b389 | 812 | struct dim dim; |
6a8788f2 | 813 | |
e38287b7 MC |
814 | union { |
815 | struct tx_cmp *cp_desc_ring[MAX_CP_PAGES]; | |
816 | struct nqe_cn *nq_desc_ring[MAX_CP_PAGES]; | |
817 | }; | |
c0c050c5 MC |
818 | |
819 | dma_addr_t cp_desc_mapping[MAX_CP_PAGES]; | |
820 | ||
821 | struct ctx_hw_stats *hw_stats; | |
822 | dma_addr_t hw_stats_map; | |
823 | u32 hw_stats_ctx_id; | |
824 | u64 rx_l4_csum_errors; | |
83eb5c5c | 825 | u64 missed_irqs; |
c0c050c5 MC |
826 | |
827 | struct bnxt_ring_struct cp_ring_struct; | |
e38287b7 MC |
828 | |
829 | struct bnxt_cp_ring_info *cp_ring_arr[2]; | |
50e3ab78 MC |
830 | #define BNXT_RX_HDL 0 |
831 | #define BNXT_TX_HDL 1 | |
c0c050c5 MC |
832 | }; |
833 | ||
834 | struct bnxt_napi { | |
835 | struct napi_struct napi; | |
836 | struct bnxt *bp; | |
837 | ||
838 | int index; | |
839 | struct bnxt_cp_ring_info cp_ring; | |
b6ab4b01 MC |
840 | struct bnxt_rx_ring_info *rx_ring; |
841 | struct bnxt_tx_ring_info *tx_ring; | |
c0c050c5 | 842 | |
fa3e93e8 MC |
843 | void (*tx_int)(struct bnxt *, struct bnxt_napi *, |
844 | int); | |
3675b92f MC |
845 | int tx_pkts; |
846 | u8 events; | |
847 | ||
fa3e93e8 MC |
848 | u32 flags; |
849 | #define BNXT_NAPI_FLAG_XDP 0x1 | |
850 | ||
fa7e2812 | 851 | bool in_reset; |
c0c050c5 MC |
852 | }; |
853 | ||
c0c050c5 MC |
854 | struct bnxt_irq { |
855 | irq_handler_t handler; | |
856 | unsigned int vector; | |
56f0fd80 VV |
857 | u8 requested:1; |
858 | u8 have_cpumask:1; | |
c0c050c5 | 859 | char name[IFNAMSIZ + 2]; |
56f0fd80 | 860 | cpumask_var_t cpu_mask; |
c0c050c5 MC |
861 | }; |
862 | ||
863 | #define HWRM_RING_ALLOC_TX 0x1 | |
864 | #define HWRM_RING_ALLOC_RX 0x2 | |
865 | #define HWRM_RING_ALLOC_AGG 0x4 | |
866 | #define HWRM_RING_ALLOC_CMPL 0x8 | |
697197e5 | 867 | #define HWRM_RING_ALLOC_NQ 0x10 |
c0c050c5 MC |
868 | |
869 | #define INVALID_STATS_CTX_ID -1 | |
870 | ||
c0c050c5 MC |
871 | struct bnxt_ring_grp_info { |
872 | u16 fw_stats_ctx; | |
873 | u16 fw_grp_id; | |
874 | u16 rx_fw_ring_id; | |
875 | u16 agg_fw_ring_id; | |
876 | u16 cp_fw_ring_id; | |
877 | }; | |
878 | ||
879 | struct bnxt_vnic_info { | |
880 | u16 fw_vnic_id; /* returned by Chimp during alloc */ | |
44c6f72a | 881 | #define BNXT_MAX_CTX_PER_VNIC 8 |
94ce9caa | 882 | u16 fw_rss_cos_lb_ctx[BNXT_MAX_CTX_PER_VNIC]; |
c0c050c5 MC |
883 | u16 fw_l2_ctx_id; |
884 | #define BNXT_MAX_UC_ADDRS 4 | |
885 | __le64 fw_l2_filter_id[BNXT_MAX_UC_ADDRS]; | |
886 | /* index 0 always dev_addr */ | |
887 | u16 uc_filter_count; | |
888 | u8 *uc_list; | |
889 | ||
890 | u16 *fw_grp_ids; | |
c0c050c5 MC |
891 | dma_addr_t rss_table_dma_addr; |
892 | __le16 *rss_table; | |
893 | dma_addr_t rss_hash_key_dma_addr; | |
894 | u64 *rss_hash_key; | |
895 | u32 rx_mask; | |
896 | ||
897 | u8 *mc_list; | |
898 | int mc_list_size; | |
899 | int mc_list_count; | |
900 | dma_addr_t mc_list_mapping; | |
901 | #define BNXT_MAX_MC_ADDRS 16 | |
902 | ||
903 | u32 flags; | |
904 | #define BNXT_VNIC_RSS_FLAG 1 | |
905 | #define BNXT_VNIC_RFS_FLAG 2 | |
906 | #define BNXT_VNIC_MCAST_FLAG 4 | |
907 | #define BNXT_VNIC_UCAST_FLAG 8 | |
ae10ae74 | 908 | #define BNXT_VNIC_RFS_NEW_RSS_FLAG 0x10 |
c0c050c5 MC |
909 | }; |
910 | ||
6a4f2947 MC |
911 | struct bnxt_hw_resc { |
912 | u16 min_rsscos_ctxs; | |
c0c050c5 | 913 | u16 max_rsscos_ctxs; |
6a4f2947 | 914 | u16 min_cp_rings; |
c0c050c5 | 915 | u16 max_cp_rings; |
6a4f2947 MC |
916 | u16 resv_cp_rings; |
917 | u16 min_tx_rings; | |
c0c050c5 | 918 | u16 max_tx_rings; |
6a4f2947 | 919 | u16 resv_tx_rings; |
db4723b3 | 920 | u16 max_tx_sch_inputs; |
6a4f2947 | 921 | u16 min_rx_rings; |
c0c050c5 | 922 | u16 max_rx_rings; |
6a4f2947 MC |
923 | u16 resv_rx_rings; |
924 | u16 min_hw_ring_grps; | |
b72d4a68 | 925 | u16 max_hw_ring_grps; |
6a4f2947 MC |
926 | u16 resv_hw_ring_grps; |
927 | u16 min_l2_ctxs; | |
c0c050c5 | 928 | u16 max_l2_ctxs; |
6a4f2947 | 929 | u16 min_vnics; |
c0c050c5 | 930 | u16 max_vnics; |
6a4f2947 MC |
931 | u16 resv_vnics; |
932 | u16 min_stat_ctxs; | |
c0c050c5 | 933 | u16 max_stat_ctxs; |
780baad4 | 934 | u16 resv_stat_ctxs; |
f7588cd8 | 935 | u16 max_nqs; |
6a4f2947 | 936 | u16 max_irqs; |
75720e63 | 937 | u16 resv_irqs; |
6a4f2947 MC |
938 | }; |
939 | ||
940 | #if defined(CONFIG_BNXT_SRIOV) | |
941 | struct bnxt_vf_info { | |
942 | u16 fw_fid; | |
91cdda40 VV |
943 | u8 mac_addr[ETH_ALEN]; /* PF assigned MAC Address */ |
944 | u8 vf_mac_addr[ETH_ALEN]; /* VF assigned MAC address, only | |
945 | * stored by PF. | |
946 | */ | |
c0c050c5 | 947 | u16 vlan; |
2a516444 | 948 | u16 func_qcfg_flags; |
c0c050c5 MC |
949 | u32 flags; |
950 | #define BNXT_VF_QOS 0x1 | |
951 | #define BNXT_VF_SPOOFCHK 0x2 | |
952 | #define BNXT_VF_LINK_FORCED 0x4 | |
953 | #define BNXT_VF_LINK_UP 0x8 | |
746df139 | 954 | #define BNXT_VF_TRUST 0x10 |
c0c050c5 MC |
955 | u32 func_flags; /* func cfg flags */ |
956 | u32 min_tx_rate; | |
957 | u32 max_tx_rate; | |
958 | void *hwrm_cmd_req_addr; | |
959 | dma_addr_t hwrm_cmd_req_dma_addr; | |
960 | }; | |
379a80a1 | 961 | #endif |
c0c050c5 MC |
962 | |
963 | struct bnxt_pf_info { | |
964 | #define BNXT_FIRST_PF_FID 1 | |
965 | #define BNXT_FIRST_VF_FID 128 | |
a58a3e68 MC |
966 | u16 fw_fid; |
967 | u16 port_id; | |
c0c050c5 | 968 | u8 mac_addr[ETH_ALEN]; |
c0c050c5 MC |
969 | u32 first_vf_id; |
970 | u16 active_vfs; | |
971 | u16 max_vfs; | |
972 | u32 max_encap_records; | |
973 | u32 max_decap_records; | |
974 | u32 max_tx_em_flows; | |
975 | u32 max_tx_wm_flows; | |
976 | u32 max_rx_em_flows; | |
977 | u32 max_rx_wm_flows; | |
978 | unsigned long *vf_event_bmap; | |
979 | u16 hwrm_cmd_req_pages; | |
4673d664 MC |
980 | u8 vf_resv_strategy; |
981 | #define BNXT_VF_RESV_STRATEGY_MAXIMAL 0 | |
982 | #define BNXT_VF_RESV_STRATEGY_MINIMAL 1 | |
bf82736d | 983 | #define BNXT_VF_RESV_STRATEGY_MINIMAL_STATIC 2 |
c0c050c5 MC |
984 | void *hwrm_cmd_req_addr[4]; |
985 | dma_addr_t hwrm_cmd_req_dma_addr[4]; | |
986 | struct bnxt_vf_info *vf; | |
987 | }; | |
c0c050c5 MC |
988 | |
989 | struct bnxt_ntuple_filter { | |
990 | struct hlist_node hash; | |
a54c4d74 | 991 | u8 dst_mac_addr[ETH_ALEN]; |
c0c050c5 MC |
992 | u8 src_mac_addr[ETH_ALEN]; |
993 | struct flow_keys fkeys; | |
994 | __le64 filter_id; | |
995 | u16 sw_id; | |
a54c4d74 | 996 | u8 l2_fltr_idx; |
c0c050c5 MC |
997 | u16 rxq; |
998 | u32 flow_id; | |
999 | unsigned long state; | |
1000 | #define BNXT_FLTR_VALID 0 | |
1001 | #define BNXT_FLTR_UPDATE 1 | |
1002 | }; | |
1003 | ||
c0c050c5 | 1004 | struct bnxt_link_info { |
03efbec0 | 1005 | u8 phy_type; |
c0c050c5 MC |
1006 | u8 media_type; |
1007 | u8 transceiver; | |
1008 | u8 phy_addr; | |
1009 | u8 phy_link_status; | |
1010 | #define BNXT_LINK_NO_LINK PORT_PHY_QCFG_RESP_LINK_NO_LINK | |
1011 | #define BNXT_LINK_SIGNAL PORT_PHY_QCFG_RESP_LINK_SIGNAL | |
1012 | #define BNXT_LINK_LINK PORT_PHY_QCFG_RESP_LINK_LINK | |
1013 | u8 wire_speed; | |
1014 | u8 loop_back; | |
1015 | u8 link_up; | |
1016 | u8 duplex; | |
acb20054 MC |
1017 | #define BNXT_LINK_DUPLEX_HALF PORT_PHY_QCFG_RESP_DUPLEX_STATE_HALF |
1018 | #define BNXT_LINK_DUPLEX_FULL PORT_PHY_QCFG_RESP_DUPLEX_STATE_FULL | |
c0c050c5 MC |
1019 | u8 pause; |
1020 | #define BNXT_LINK_PAUSE_TX PORT_PHY_QCFG_RESP_PAUSE_TX | |
1021 | #define BNXT_LINK_PAUSE_RX PORT_PHY_QCFG_RESP_PAUSE_RX | |
1022 | #define BNXT_LINK_PAUSE_BOTH (PORT_PHY_QCFG_RESP_PAUSE_RX | \ | |
1023 | PORT_PHY_QCFG_RESP_PAUSE_TX) | |
3277360e | 1024 | u8 lp_pause; |
c0c050c5 MC |
1025 | u8 auto_pause_setting; |
1026 | u8 force_pause_setting; | |
1027 | u8 duplex_setting; | |
1028 | u8 auto_mode; | |
1029 | #define BNXT_AUTO_MODE(mode) ((mode) > BNXT_LINK_AUTO_NONE && \ | |
1030 | (mode) <= BNXT_LINK_AUTO_MSK) | |
1031 | #define BNXT_LINK_AUTO_NONE PORT_PHY_QCFG_RESP_AUTO_MODE_NONE | |
1032 | #define BNXT_LINK_AUTO_ALLSPDS PORT_PHY_QCFG_RESP_AUTO_MODE_ALL_SPEEDS | |
1033 | #define BNXT_LINK_AUTO_ONESPD PORT_PHY_QCFG_RESP_AUTO_MODE_ONE_SPEED | |
1034 | #define BNXT_LINK_AUTO_ONEORBELOW PORT_PHY_QCFG_RESP_AUTO_MODE_ONE_OR_BELOW | |
11f15ed3 | 1035 | #define BNXT_LINK_AUTO_MSK PORT_PHY_QCFG_RESP_AUTO_MODE_SPEED_MASK |
c0c050c5 MC |
1036 | #define PHY_VER_LEN 3 |
1037 | u8 phy_ver[PHY_VER_LEN]; | |
1038 | u16 link_speed; | |
1039 | #define BNXT_LINK_SPEED_100MB PORT_PHY_QCFG_RESP_LINK_SPEED_100MB | |
1040 | #define BNXT_LINK_SPEED_1GB PORT_PHY_QCFG_RESP_LINK_SPEED_1GB | |
1041 | #define BNXT_LINK_SPEED_2GB PORT_PHY_QCFG_RESP_LINK_SPEED_2GB | |
1042 | #define BNXT_LINK_SPEED_2_5GB PORT_PHY_QCFG_RESP_LINK_SPEED_2_5GB | |
1043 | #define BNXT_LINK_SPEED_10GB PORT_PHY_QCFG_RESP_LINK_SPEED_10GB | |
1044 | #define BNXT_LINK_SPEED_20GB PORT_PHY_QCFG_RESP_LINK_SPEED_20GB | |
1045 | #define BNXT_LINK_SPEED_25GB PORT_PHY_QCFG_RESP_LINK_SPEED_25GB | |
1046 | #define BNXT_LINK_SPEED_40GB PORT_PHY_QCFG_RESP_LINK_SPEED_40GB | |
1047 | #define BNXT_LINK_SPEED_50GB PORT_PHY_QCFG_RESP_LINK_SPEED_50GB | |
38a21b34 | 1048 | #define BNXT_LINK_SPEED_100GB PORT_PHY_QCFG_RESP_LINK_SPEED_100GB |
c0c050c5 | 1049 | u16 support_speeds; |
68515a18 | 1050 | u16 auto_link_speeds; /* fw adv setting */ |
c0c050c5 MC |
1051 | #define BNXT_LINK_SPEED_MSK_100MB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_100MB |
1052 | #define BNXT_LINK_SPEED_MSK_1GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_1GB | |
1053 | #define BNXT_LINK_SPEED_MSK_2GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_2GB | |
1054 | #define BNXT_LINK_SPEED_MSK_10GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_10GB | |
1055 | #define BNXT_LINK_SPEED_MSK_2_5GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_2_5GB | |
1056 | #define BNXT_LINK_SPEED_MSK_20GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_20GB | |
1057 | #define BNXT_LINK_SPEED_MSK_25GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_25GB | |
1058 | #define BNXT_LINK_SPEED_MSK_40GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_40GB | |
1059 | #define BNXT_LINK_SPEED_MSK_50GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_50GB | |
38a21b34 | 1060 | #define BNXT_LINK_SPEED_MSK_100GB PORT_PHY_QCFG_RESP_SUPPORT_SPEEDS_100GB |
93ed8117 | 1061 | u16 support_auto_speeds; |
3277360e | 1062 | u16 lp_auto_link_speeds; |
c0c050c5 MC |
1063 | u16 force_link_speed; |
1064 | u32 preemphasis; | |
42ee18fe | 1065 | u8 module_status; |
e70c752f MC |
1066 | u16 fec_cfg; |
1067 | #define BNXT_FEC_AUTONEG PORT_PHY_QCFG_RESP_FEC_CFG_FEC_AUTONEG_ENABLED | |
1068 | #define BNXT_FEC_ENC_BASE_R PORT_PHY_QCFG_RESP_FEC_CFG_FEC_CLAUSE74_ENABLED | |
1069 | #define BNXT_FEC_ENC_RS PORT_PHY_QCFG_RESP_FEC_CFG_FEC_CLAUSE91_ENABLED | |
c0c050c5 MC |
1070 | |
1071 | /* copy of requested setting from ethtool cmd */ | |
1072 | u8 autoneg; | |
1073 | #define BNXT_AUTONEG_SPEED 1 | |
1074 | #define BNXT_AUTONEG_FLOW_CTRL 2 | |
1075 | u8 req_duplex; | |
1076 | u8 req_flow_ctrl; | |
1077 | u16 req_link_speed; | |
68515a18 | 1078 | u16 advertising; /* user adv setting */ |
c0c050c5 | 1079 | bool force_link_chng; |
4bb13abf | 1080 | |
a1ef4a79 MC |
1081 | bool phy_retry; |
1082 | unsigned long phy_retry_expires; | |
1083 | ||
c0c050c5 MC |
1084 | /* a copy of phy_qcfg output used to report link |
1085 | * info to VF | |
1086 | */ | |
1087 | struct hwrm_port_phy_qcfg_output phy_qcfg_resp; | |
1088 | }; | |
1089 | ||
1090 | #define BNXT_MAX_QUEUE 8 | |
1091 | ||
1092 | struct bnxt_queue_info { | |
1093 | u8 queue_id; | |
1094 | u8 queue_profile; | |
1095 | }; | |
1096 | ||
5ad2cbee MC |
1097 | #define BNXT_MAX_LED 4 |
1098 | ||
1099 | struct bnxt_led_info { | |
1100 | u8 led_id; | |
1101 | u8 led_type; | |
1102 | u8 led_group_id; | |
1103 | u8 unused; | |
1104 | __le16 led_state_caps; | |
1105 | #define BNXT_LED_ALT_BLINK_CAP(x) ((x) & \ | |
1106 | cpu_to_le16(PORT_LED_QCAPS_RESP_LED0_STATE_CAPS_BLINK_ALT_SUPPORTED)) | |
1107 | ||
1108 | __le16 led_color_caps; | |
1109 | }; | |
1110 | ||
eb513658 MC |
1111 | #define BNXT_MAX_TEST 8 |
1112 | ||
1113 | struct bnxt_test_info { | |
1114 | u8 offline_mask; | |
55fd0cf3 MC |
1115 | u8 flags; |
1116 | #define BNXT_TEST_FL_EXT_LPBK 0x1 | |
eb513658 MC |
1117 | u16 timeout; |
1118 | char string[BNXT_MAX_TEST][ETH_GSTRING_LEN]; | |
1119 | }; | |
1120 | ||
2e9ee398 VD |
1121 | #define BNXT_GRCPF_REG_CHIMP_COMM 0x0 |
1122 | #define BNXT_GRCPF_REG_CHIMP_COMM_TRIGGER 0x100 | |
1123 | #define BNXT_GRCPF_REG_WINDOW_BASE_OUT 0x400 | |
1124 | #define BNXT_CAG_REG_LEGACY_INT_STATUS 0x4014 | |
1125 | #define BNXT_CAG_REG_BASE 0x300000 | |
11809490 | 1126 | |
760b6d33 VD |
1127 | #define BNXT_GRCPF_REG_KONG_COMM 0xA00 |
1128 | #define BNXT_GRCPF_REG_KONG_COMM_TRIGGER 0xB00 | |
1129 | ||
5a84acbe SP |
1130 | struct bnxt_tc_flow_stats { |
1131 | u64 packets; | |
1132 | u64 bytes; | |
1133 | }; | |
1134 | ||
2ae7408f SP |
1135 | struct bnxt_tc_info { |
1136 | bool enabled; | |
1137 | ||
1138 | /* hash table to store TC offloaded flows */ | |
1139 | struct rhashtable flow_table; | |
1140 | struct rhashtable_params flow_ht_params; | |
1141 | ||
1142 | /* hash table to store L2 keys of TC flows */ | |
1143 | struct rhashtable l2_table; | |
1144 | struct rhashtable_params l2_ht_params; | |
8c95f773 SP |
1145 | /* hash table to store L2 keys for TC tunnel decap */ |
1146 | struct rhashtable decap_l2_table; | |
1147 | struct rhashtable_params decap_l2_ht_params; | |
1148 | /* hash table to store tunnel decap entries */ | |
1149 | struct rhashtable decap_table; | |
1150 | struct rhashtable_params decap_ht_params; | |
1151 | /* hash table to store tunnel encap entries */ | |
1152 | struct rhashtable encap_table; | |
1153 | struct rhashtable_params encap_ht_params; | |
2ae7408f SP |
1154 | |
1155 | /* lock to atomically add/del an l2 node when a flow is | |
1156 | * added or deleted. | |
1157 | */ | |
1158 | struct mutex lock; | |
1159 | ||
5a84acbe SP |
1160 | /* Fields used for batching stats query */ |
1161 | struct rhashtable_iter iter; | |
1162 | #define BNXT_FLOW_STATS_BATCH_MAX 10 | |
1163 | struct bnxt_tc_stats_batch { | |
1164 | void *flow_node; | |
1165 | struct bnxt_tc_flow_stats hw_stats; | |
1166 | } stats_batch[BNXT_FLOW_STATS_BATCH_MAX]; | |
1167 | ||
2ae7408f SP |
1168 | /* Stat counter mask (width) */ |
1169 | u64 bytes_mask; | |
1170 | u64 packets_mask; | |
1171 | }; | |
1172 | ||
4ab0c6a8 SP |
1173 | struct bnxt_vf_rep_stats { |
1174 | u64 packets; | |
1175 | u64 bytes; | |
1176 | u64 dropped; | |
1177 | }; | |
1178 | ||
1179 | struct bnxt_vf_rep { | |
1180 | struct bnxt *bp; | |
1181 | struct net_device *dev; | |
ee5c7fb3 | 1182 | struct metadata_dst *dst; |
4ab0c6a8 SP |
1183 | u16 vf_idx; |
1184 | u16 tx_cfa_action; | |
1185 | u16 rx_cfa_code; | |
1186 | ||
1187 | struct bnxt_vf_rep_stats rx_stats; | |
1188 | struct bnxt_vf_rep_stats tx_stats; | |
1189 | }; | |
1190 | ||
66cca20a MC |
1191 | #define PTU_PTE_VALID 0x1UL |
1192 | #define PTU_PTE_LAST 0x2UL | |
1193 | #define PTU_PTE_NEXT_TO_LAST 0x4UL | |
1194 | ||
98f04cf0 | 1195 | #define MAX_CTX_PAGES (BNXT_PAGE_SIZE / 8) |
08fe9d18 | 1196 | #define MAX_CTX_TOTAL_PAGES (MAX_CTX_PAGES * MAX_CTX_PAGES) |
98f04cf0 MC |
1197 | |
1198 | struct bnxt_ctx_pg_info { | |
1199 | u32 entries; | |
08fe9d18 | 1200 | u32 nr_pages; |
98f04cf0 MC |
1201 | void *ctx_pg_arr[MAX_CTX_PAGES]; |
1202 | dma_addr_t ctx_dma_arr[MAX_CTX_PAGES]; | |
1203 | struct bnxt_ring_mem_info ring_mem; | |
08fe9d18 | 1204 | struct bnxt_ctx_pg_info **ctx_pg_tbl; |
98f04cf0 MC |
1205 | }; |
1206 | ||
1207 | struct bnxt_ctx_mem_info { | |
1208 | u32 qp_max_entries; | |
1209 | u16 qp_min_qp1_entries; | |
1210 | u16 qp_max_l2_entries; | |
1211 | u16 qp_entry_size; | |
1212 | u16 srq_max_l2_entries; | |
1213 | u32 srq_max_entries; | |
1214 | u16 srq_entry_size; | |
1215 | u16 cq_max_l2_entries; | |
1216 | u32 cq_max_entries; | |
1217 | u16 cq_entry_size; | |
1218 | u16 vnic_max_vnic_entries; | |
1219 | u16 vnic_max_ring_table_entries; | |
1220 | u16 vnic_entry_size; | |
1221 | u32 stat_max_entries; | |
1222 | u16 stat_entry_size; | |
1223 | u16 tqm_entry_size; | |
1224 | u32 tqm_min_entries_per_ring; | |
1225 | u32 tqm_max_entries_per_ring; | |
1226 | u32 mrav_max_entries; | |
1227 | u16 mrav_entry_size; | |
1228 | u16 tim_entry_size; | |
1229 | u32 tim_max_entries; | |
53579e37 | 1230 | u16 mrav_num_entries_units; |
98f04cf0 MC |
1231 | u8 tqm_entries_multiple; |
1232 | ||
1233 | u32 flags; | |
1234 | #define BNXT_CTX_FLAG_INITED 0x01 | |
1235 | ||
1236 | struct bnxt_ctx_pg_info qp_mem; | |
1237 | struct bnxt_ctx_pg_info srq_mem; | |
1238 | struct bnxt_ctx_pg_info cq_mem; | |
1239 | struct bnxt_ctx_pg_info vnic_mem; | |
1240 | struct bnxt_ctx_pg_info stat_mem; | |
cf6daed0 MC |
1241 | struct bnxt_ctx_pg_info mrav_mem; |
1242 | struct bnxt_ctx_pg_info tim_mem; | |
98f04cf0 MC |
1243 | struct bnxt_ctx_pg_info *tqm_mem[9]; |
1244 | }; | |
1245 | ||
c0c050c5 MC |
1246 | struct bnxt { |
1247 | void __iomem *bar0; | |
1248 | void __iomem *bar1; | |
1249 | void __iomem *bar2; | |
1250 | ||
1251 | u32 reg_base; | |
659c805c MC |
1252 | u16 chip_num; |
1253 | #define CHIP_NUM_57301 0x16c8 | |
1254 | #define CHIP_NUM_57302 0x16c9 | |
1255 | #define CHIP_NUM_57304 0x16ca | |
3e8060fa | 1256 | #define CHIP_NUM_58700 0x16cd |
659c805c MC |
1257 | #define CHIP_NUM_57402 0x16d0 |
1258 | #define CHIP_NUM_57404 0x16d1 | |
1259 | #define CHIP_NUM_57406 0x16d2 | |
3284f9e1 | 1260 | #define CHIP_NUM_57407 0x16d5 |
659c805c MC |
1261 | |
1262 | #define CHIP_NUM_57311 0x16ce | |
1263 | #define CHIP_NUM_57312 0x16cf | |
1264 | #define CHIP_NUM_57314 0x16df | |
3284f9e1 | 1265 | #define CHIP_NUM_57317 0x16e0 |
659c805c MC |
1266 | #define CHIP_NUM_57412 0x16d6 |
1267 | #define CHIP_NUM_57414 0x16d7 | |
1268 | #define CHIP_NUM_57416 0x16d8 | |
1269 | #define CHIP_NUM_57417 0x16d9 | |
3284f9e1 MC |
1270 | #define CHIP_NUM_57412L 0x16da |
1271 | #define CHIP_NUM_57414L 0x16db | |
1272 | ||
1273 | #define CHIP_NUM_5745X 0xd730 | |
659c805c | 1274 | |
e38287b7 MC |
1275 | #define CHIP_NUM_57500 0x1750 |
1276 | ||
4a58139b | 1277 | #define CHIP_NUM_58802 0xd802 |
8ed693b7 | 1278 | #define CHIP_NUM_58804 0xd804 |
4a58139b RJ |
1279 | #define CHIP_NUM_58808 0xd808 |
1280 | ||
659c805c MC |
1281 | #define BNXT_CHIP_NUM_5730X(chip_num) \ |
1282 | ((chip_num) >= CHIP_NUM_57301 && \ | |
1283 | (chip_num) <= CHIP_NUM_57304) | |
1284 | ||
1285 | #define BNXT_CHIP_NUM_5740X(chip_num) \ | |
3284f9e1 MC |
1286 | (((chip_num) >= CHIP_NUM_57402 && \ |
1287 | (chip_num) <= CHIP_NUM_57406) || \ | |
1288 | (chip_num) == CHIP_NUM_57407) | |
659c805c MC |
1289 | |
1290 | #define BNXT_CHIP_NUM_5731X(chip_num) \ | |
1291 | ((chip_num) == CHIP_NUM_57311 || \ | |
1292 | (chip_num) == CHIP_NUM_57312 || \ | |
3284f9e1 MC |
1293 | (chip_num) == CHIP_NUM_57314 || \ |
1294 | (chip_num) == CHIP_NUM_57317) | |
659c805c MC |
1295 | |
1296 | #define BNXT_CHIP_NUM_5741X(chip_num) \ | |
1297 | ((chip_num) >= CHIP_NUM_57412 && \ | |
3284f9e1 MC |
1298 | (chip_num) <= CHIP_NUM_57414L) |
1299 | ||
1300 | #define BNXT_CHIP_NUM_58700(chip_num) \ | |
1301 | ((chip_num) == CHIP_NUM_58700) | |
1302 | ||
1303 | #define BNXT_CHIP_NUM_5745X(chip_num) \ | |
1304 | ((chip_num) == CHIP_NUM_5745X) | |
659c805c MC |
1305 | |
1306 | #define BNXT_CHIP_NUM_57X0X(chip_num) \ | |
1307 | (BNXT_CHIP_NUM_5730X(chip_num) || BNXT_CHIP_NUM_5740X(chip_num)) | |
1308 | ||
1309 | #define BNXT_CHIP_NUM_57X1X(chip_num) \ | |
1310 | (BNXT_CHIP_NUM_5731X(chip_num) || BNXT_CHIP_NUM_5741X(chip_num)) | |
c0c050c5 | 1311 | |
4a58139b RJ |
1312 | #define BNXT_CHIP_NUM_588XX(chip_num) \ |
1313 | ((chip_num) == CHIP_NUM_58802 || \ | |
8ed693b7 | 1314 | (chip_num) == CHIP_NUM_58804 || \ |
4a58139b RJ |
1315 | (chip_num) == CHIP_NUM_58808) |
1316 | ||
c0c050c5 MC |
1317 | struct net_device *dev; |
1318 | struct pci_dev *pdev; | |
1319 | ||
1320 | atomic_t intr_sem; | |
1321 | ||
1322 | u32 flags; | |
e38287b7 | 1323 | #define BNXT_FLAG_CHIP_P5 0x1 |
c0c050c5 MC |
1324 | #define BNXT_FLAG_VF 0x2 |
1325 | #define BNXT_FLAG_LRO 0x4 | |
d1611c3a | 1326 | #ifdef CONFIG_INET |
c0c050c5 | 1327 | #define BNXT_FLAG_GRO 0x8 |
d1611c3a MC |
1328 | #else |
1329 | /* Cannot support hardware GRO if CONFIG_INET is not set */ | |
1330 | #define BNXT_FLAG_GRO 0x0 | |
1331 | #endif | |
c0c050c5 MC |
1332 | #define BNXT_FLAG_TPA (BNXT_FLAG_LRO | BNXT_FLAG_GRO) |
1333 | #define BNXT_FLAG_JUMBO 0x10 | |
1334 | #define BNXT_FLAG_STRIP_VLAN 0x20 | |
1335 | #define BNXT_FLAG_AGG_RINGS (BNXT_FLAG_JUMBO | BNXT_FLAG_GRO | \ | |
1336 | BNXT_FLAG_LRO) | |
1337 | #define BNXT_FLAG_USING_MSIX 0x40 | |
1338 | #define BNXT_FLAG_MSIX_CAP 0x80 | |
1339 | #define BNXT_FLAG_RFS 0x100 | |
6e6c5a57 | 1340 | #define BNXT_FLAG_SHARED_RINGS 0x200 |
3bdf56c4 | 1341 | #define BNXT_FLAG_PORT_STATS 0x400 |
87da7f79 | 1342 | #define BNXT_FLAG_UDP_RSS_CAP 0x800 |
170ce013 | 1343 | #define BNXT_FLAG_EEE_CAP 0x1000 |
8fdefd63 | 1344 | #define BNXT_FLAG_NEW_RSS_CAP 0x2000 |
c1ef146a | 1345 | #define BNXT_FLAG_WOL_CAP 0x4000 |
e4060d30 MC |
1346 | #define BNXT_FLAG_ROCEV1_CAP 0x8000 |
1347 | #define BNXT_FLAG_ROCEV2_CAP 0x10000 | |
1348 | #define BNXT_FLAG_ROCE_CAP (BNXT_FLAG_ROCEV1_CAP | \ | |
1349 | BNXT_FLAG_ROCEV2_CAP) | |
bdbd1eb5 | 1350 | #define BNXT_FLAG_NO_AGG_RINGS 0x20000 |
c61fb99c | 1351 | #define BNXT_FLAG_RX_PAGE_MODE 0x40000 |
9e54e322 | 1352 | #define BNXT_FLAG_MULTI_HOST 0x100000 |
434c975a | 1353 | #define BNXT_FLAG_DOUBLE_DB 0x400000 |
3e8060fa | 1354 | #define BNXT_FLAG_CHIP_NITRO_A0 0x1000000 |
6a8788f2 | 1355 | #define BNXT_FLAG_DIM 0x2000000 |
abe93ad2 | 1356 | #define BNXT_FLAG_ROCE_MIRROR_CAP 0x4000000 |
00db3cba | 1357 | #define BNXT_FLAG_PORT_STATS_EXT 0x10000000 |
55e4398d | 1358 | #define BNXT_FLAG_PCIE_STATS 0x40000000 |
6e6c5a57 | 1359 | |
c0c050c5 MC |
1360 | #define BNXT_FLAG_ALL_CONFIG_FEATS (BNXT_FLAG_TPA | \ |
1361 | BNXT_FLAG_RFS | \ | |
1362 | BNXT_FLAG_STRIP_VLAN) | |
1363 | ||
1364 | #define BNXT_PF(bp) (!((bp)->flags & BNXT_FLAG_VF)) | |
1365 | #define BNXT_VF(bp) ((bp)->flags & BNXT_FLAG_VF) | |
567b2abe | 1366 | #define BNXT_NPAR(bp) ((bp)->port_partition_type) |
9e54e322 DK |
1367 | #define BNXT_MH(bp) ((bp)->flags & BNXT_FLAG_MULTI_HOST) |
1368 | #define BNXT_SINGLE_PF(bp) (BNXT_PF(bp) && !BNXT_NPAR(bp) && !BNXT_MH(bp)) | |
3e8060fa | 1369 | #define BNXT_CHIP_TYPE_NITRO_A0(bp) ((bp)->flags & BNXT_FLAG_CHIP_NITRO_A0) |
c61fb99c | 1370 | #define BNXT_RX_PAGE_MODE(bp) ((bp)->flags & BNXT_FLAG_RX_PAGE_MODE) |
e38287b7 MC |
1371 | #define BNXT_SUPPORTS_TPA(bp) (!BNXT_CHIP_TYPE_NITRO_A0(bp) && \ |
1372 | !(bp->flags & BNXT_FLAG_CHIP_P5)) | |
c0c050c5 | 1373 | |
e38287b7 MC |
1374 | /* Chip class phase 5 */ |
1375 | #define BNXT_CHIP_P5(bp) \ | |
1376 | ((bp)->chip_num == CHIP_NUM_57500) | |
1377 | ||
1378 | /* Chip class phase 4.x */ | |
1379 | #define BNXT_CHIP_P4(bp) \ | |
3284f9e1 MC |
1380 | (BNXT_CHIP_NUM_57X1X((bp)->chip_num) || \ |
1381 | BNXT_CHIP_NUM_5745X((bp)->chip_num) || \ | |
4a58139b | 1382 | BNXT_CHIP_NUM_588XX((bp)->chip_num) || \ |
3284f9e1 MC |
1383 | (BNXT_CHIP_NUM_58700((bp)->chip_num) && \ |
1384 | !BNXT_CHIP_TYPE_NITRO_A0(bp))) | |
1385 | ||
e38287b7 MC |
1386 | #define BNXT_CHIP_P4_PLUS(bp) \ |
1387 | (BNXT_CHIP_P4(bp) || BNXT_CHIP_P5(bp)) | |
1388 | ||
a588e458 MC |
1389 | struct bnxt_en_dev *edev; |
1390 | struct bnxt_en_dev * (*ulp_probe)(struct net_device *); | |
1391 | ||
c0c050c5 MC |
1392 | struct bnxt_napi **bnapi; |
1393 | ||
b6ab4b01 MC |
1394 | struct bnxt_rx_ring_info *rx_ring; |
1395 | struct bnxt_tx_ring_info *tx_ring; | |
a960dec9 | 1396 | u16 *tx_ring_map; |
b6ab4b01 | 1397 | |
309369c9 MC |
1398 | struct sk_buff * (*gro_func)(struct bnxt_tpa_info *, int, int, |
1399 | struct sk_buff *); | |
1400 | ||
6bb19474 MC |
1401 | struct sk_buff * (*rx_skb_func)(struct bnxt *, |
1402 | struct bnxt_rx_ring_info *, | |
1403 | u16, void *, u8 *, dma_addr_t, | |
1404 | unsigned int); | |
1405 | ||
c0c050c5 MC |
1406 | u32 rx_buf_size; |
1407 | u32 rx_buf_use_size; /* useable size */ | |
b3dba77c MC |
1408 | u16 rx_offset; |
1409 | u16 rx_dma_offset; | |
745fc05c | 1410 | enum dma_data_direction rx_dir; |
c0c050c5 MC |
1411 | u32 rx_ring_size; |
1412 | u32 rx_agg_ring_size; | |
1413 | u32 rx_copy_thresh; | |
1414 | u32 rx_ring_mask; | |
1415 | u32 rx_agg_ring_mask; | |
1416 | int rx_nr_pages; | |
1417 | int rx_agg_nr_pages; | |
1418 | int rx_nr_rings; | |
1419 | int rsscos_nr_ctxs; | |
1420 | ||
1421 | u32 tx_ring_size; | |
1422 | u32 tx_ring_mask; | |
1423 | int tx_nr_pages; | |
1424 | int tx_nr_rings; | |
1425 | int tx_nr_rings_per_tc; | |
5f449249 | 1426 | int tx_nr_rings_xdp; |
c0c050c5 MC |
1427 | |
1428 | int tx_wake_thresh; | |
1429 | int tx_push_thresh; | |
1430 | int tx_push_size; | |
1431 | ||
1432 | u32 cp_ring_size; | |
1433 | u32 cp_ring_mask; | |
1434 | u32 cp_bit; | |
1435 | int cp_nr_pages; | |
1436 | int cp_nr_rings; | |
1437 | ||
b81a90d3 | 1438 | /* grp_info indexed by completion ring index */ |
c0c050c5 MC |
1439 | struct bnxt_ring_grp_info *grp_info; |
1440 | struct bnxt_vnic_info *vnic_info; | |
1441 | int nr_vnics; | |
87da7f79 | 1442 | u32 rss_hash_cfg; |
c0c050c5 | 1443 | |
7eb9bb3a | 1444 | u16 max_mtu; |
c0c050c5 | 1445 | u8 max_tc; |
87c374de | 1446 | u8 max_lltc; /* lossless TCs */ |
c0c050c5 | 1447 | struct bnxt_queue_info q_info[BNXT_MAX_QUEUE]; |
2e8ef77e | 1448 | u8 tc_to_qidx[BNXT_MAX_QUEUE]; |
98f04cf0 MC |
1449 | u8 q_ids[BNXT_MAX_QUEUE]; |
1450 | u8 max_q; | |
c0c050c5 MC |
1451 | |
1452 | unsigned int current_interval; | |
3bdf56c4 | 1453 | #define BNXT_TIMER_INTERVAL HZ |
c0c050c5 MC |
1454 | |
1455 | struct timer_list timer; | |
1456 | ||
caefe526 MC |
1457 | unsigned long state; |
1458 | #define BNXT_STATE_OPEN 0 | |
4cebdcec | 1459 | #define BNXT_STATE_IN_SP_TASK 1 |
f9b76ebd | 1460 | #define BNXT_STATE_READ_STATS 2 |
c0c050c5 MC |
1461 | |
1462 | struct bnxt_irq *irq_tbl; | |
7809592d | 1463 | int total_irqs; |
c0c050c5 MC |
1464 | u8 mac_addr[ETH_ALEN]; |
1465 | ||
7df4ae9f MC |
1466 | #ifdef CONFIG_BNXT_DCB |
1467 | struct ieee_pfc *ieee_pfc; | |
1468 | struct ieee_ets *ieee_ets; | |
1469 | u8 dcbx_cap; | |
1470 | u8 default_pri; | |
afdc8a84 | 1471 | u8 max_dscp_value; |
7df4ae9f MC |
1472 | #endif /* CONFIG_BNXT_DCB */ |
1473 | ||
c0c050c5 MC |
1474 | u32 msg_enable; |
1475 | ||
97381a18 | 1476 | u32 fw_cap; |
760b6d33 VD |
1477 | #define BNXT_FW_CAP_SHORT_CMD 0x00000001 |
1478 | #define BNXT_FW_CAP_LLDP_AGENT 0x00000002 | |
1479 | #define BNXT_FW_CAP_DCBX_AGENT 0x00000004 | |
1480 | #define BNXT_FW_CAP_NEW_RM 0x00000008 | |
1481 | #define BNXT_FW_CAP_IF_CHANGE 0x00000010 | |
1482 | #define BNXT_FW_CAP_KONG_MB_CHNL 0x00000080 | |
abd43a13 | 1483 | #define BNXT_FW_CAP_OVS_64BIT_HANDLE 0x00000400 |
2a516444 | 1484 | #define BNXT_FW_CAP_TRUSTED_VF 0x00000800 |
691aa620 | 1485 | #define BNXT_FW_CAP_PKG_VER 0x00004000 |
e969ae5b MC |
1486 | #define BNXT_FW_CAP_CFA_ADV_FLOW 0x00008000 |
1487 | #define BNXT_FW_CAP_CFA_RFS_RING_TBL_IDX 0x00010000 | |
55e4398d | 1488 | #define BNXT_FW_CAP_PCIE_STATS_SUPPORTED 0x00020000 |
6154532f | 1489 | #define BNXT_FW_CAP_EXT_STATS_SUPPORTED 0x00040000 |
97381a18 MC |
1490 | |
1491 | #define BNXT_NEW_RM(bp) ((bp)->fw_cap & BNXT_FW_CAP_NEW_RM) | |
11f15ed3 | 1492 | u32 hwrm_spec_code; |
c0c050c5 | 1493 | u16 hwrm_cmd_seq; |
760b6d33 | 1494 | u16 hwrm_cmd_kong_seq; |
fc718bb2 | 1495 | u16 hwrm_intr_seq_id; |
e605db80 DK |
1496 | void *hwrm_short_cmd_req_addr; |
1497 | dma_addr_t hwrm_short_cmd_req_dma_addr; | |
c0c050c5 MC |
1498 | void *hwrm_cmd_resp_addr; |
1499 | dma_addr_t hwrm_cmd_resp_dma_addr; | |
760b6d33 VD |
1500 | void *hwrm_cmd_kong_resp_addr; |
1501 | dma_addr_t hwrm_cmd_kong_resp_dma_addr; | |
3bdf56c4 | 1502 | |
b8875ca3 | 1503 | struct rtnl_link_stats64 net_stats_prev; |
3bdf56c4 MC |
1504 | struct rx_port_stats *hw_rx_port_stats; |
1505 | struct tx_port_stats *hw_tx_port_stats; | |
00db3cba | 1506 | struct rx_port_stats_ext *hw_rx_port_stats_ext; |
35b842f2 | 1507 | struct tx_port_stats_ext *hw_tx_port_stats_ext; |
55e4398d | 1508 | struct pcie_ctx_hw_stats *hw_pcie_stats; |
3bdf56c4 MC |
1509 | dma_addr_t hw_rx_port_stats_map; |
1510 | dma_addr_t hw_tx_port_stats_map; | |
00db3cba | 1511 | dma_addr_t hw_rx_port_stats_ext_map; |
36e53349 | 1512 | dma_addr_t hw_tx_port_stats_ext_map; |
55e4398d | 1513 | dma_addr_t hw_pcie_stats_map; |
3bdf56c4 | 1514 | int hw_port_stats_size; |
36e53349 MC |
1515 | u16 fw_rx_stats_ext_size; |
1516 | u16 fw_tx_stats_ext_size; | |
e37fed79 MC |
1517 | u8 pri2cos[8]; |
1518 | u8 pri2cos_valid; | |
3bdf56c4 | 1519 | |
e6ef2699 | 1520 | u16 hwrm_max_req_len; |
1dfddc41 | 1521 | u16 hwrm_max_ext_req_len; |
ff4fe81d | 1522 | int hwrm_cmd_timeout; |
c0c050c5 MC |
1523 | struct mutex hwrm_cmd_lock; /* serialize hwrm messages */ |
1524 | struct hwrm_ver_get_output ver_resp; | |
1525 | #define FW_VER_STR_LEN 32 | |
1526 | #define BC_HWRM_STR_LEN 21 | |
1527 | #define PHY_VER_STR_LEN (FW_VER_STR_LEN - BC_HWRM_STR_LEN) | |
1528 | char fw_ver_str[FW_VER_STR_LEN]; | |
1529 | __be16 vxlan_port; | |
1530 | u8 vxlan_port_cnt; | |
1531 | __le16 vxlan_fw_dst_port_id; | |
7cdd5fc3 | 1532 | __be16 nge_port; |
c0c050c5 MC |
1533 | u8 nge_port_cnt; |
1534 | __le16 nge_fw_dst_port_id; | |
567b2abe | 1535 | u8 port_partition_type; |
d5430d31 | 1536 | u8 port_count; |
32e8239c | 1537 | u16 br_mode; |
dfc9c94a | 1538 | |
74706afa | 1539 | struct bnxt_coal_cap coal_cap; |
18775aa8 MC |
1540 | struct bnxt_coal rx_coal; |
1541 | struct bnxt_coal tx_coal; | |
c0c050c5 | 1542 | |
51f30785 MC |
1543 | u32 stats_coal_ticks; |
1544 | #define BNXT_DEF_STATS_COAL_TICKS 1000000 | |
1545 | #define BNXT_MIN_STATS_COAL_TICKS 250000 | |
1546 | #define BNXT_MAX_STATS_COAL_TICKS 1000000 | |
1547 | ||
c0c050c5 MC |
1548 | struct work_struct sp_task; |
1549 | unsigned long sp_event; | |
1550 | #define BNXT_RX_MASK_SP_EVENT 0 | |
1551 | #define BNXT_RX_NTP_FLTR_SP_EVENT 1 | |
1552 | #define BNXT_LINK_CHNG_SP_EVENT 2 | |
c5d7774d JH |
1553 | #define BNXT_HWRM_EXEC_FWD_REQ_SP_EVENT 3 |
1554 | #define BNXT_VXLAN_ADD_PORT_SP_EVENT 4 | |
1555 | #define BNXT_VXLAN_DEL_PORT_SP_EVENT 5 | |
1556 | #define BNXT_RESET_TASK_SP_EVENT 6 | |
1557 | #define BNXT_RST_RING_SP_EVENT 7 | |
19241368 | 1558 | #define BNXT_HWRM_PF_UNLOAD_SP_EVENT 8 |
3bdf56c4 | 1559 | #define BNXT_PERIODIC_STATS_SP_EVENT 9 |
4bb13abf | 1560 | #define BNXT_HWRM_PORT_MODULE_SP_EVENT 10 |
fc0f1929 | 1561 | #define BNXT_RESET_TASK_SILENT_SP_EVENT 11 |
7cdd5fc3 AD |
1562 | #define BNXT_GENEVE_ADD_PORT_SP_EVENT 12 |
1563 | #define BNXT_GENEVE_DEL_PORT_SP_EVENT 13 | |
286ef9d6 | 1564 | #define BNXT_LINK_SPEED_CHNG_SP_EVENT 14 |
5a84acbe | 1565 | #define BNXT_FLOW_STATS_SP_EVENT 15 |
a1ef4a79 | 1566 | #define BNXT_UPDATE_PHY_SP_EVENT 16 |
ffd77621 | 1567 | #define BNXT_RING_COAL_NOW_SP_EVENT 17 |
c0c050c5 | 1568 | |
6a4f2947 | 1569 | struct bnxt_hw_resc hw_resc; |
379a80a1 | 1570 | struct bnxt_pf_info pf; |
98f04cf0 | 1571 | struct bnxt_ctx_mem_info *ctx; |
c0c050c5 MC |
1572 | #ifdef CONFIG_BNXT_SRIOV |
1573 | int nr_vfs; | |
c0c050c5 MC |
1574 | struct bnxt_vf_info vf; |
1575 | wait_queue_head_t sriov_cfg_wait; | |
1576 | bool sriov_cfg; | |
1577 | #define BNXT_SRIOV_CFG_WAIT_TMO msecs_to_jiffies(10000) | |
4ab0c6a8 SP |
1578 | |
1579 | /* lock to protect VF-rep creation/cleanup via | |
1580 | * multiple paths such as ->sriov_configure() and | |
1581 | * devlink ->eswitch_mode_set() | |
1582 | */ | |
1583 | struct mutex sriov_lock; | |
c0c050c5 MC |
1584 | #endif |
1585 | ||
697197e5 MC |
1586 | #if BITS_PER_LONG == 32 |
1587 | /* ensure atomic 64-bit doorbell writes on 32-bit systems. */ | |
1588 | spinlock_t db_lock; | |
1589 | #endif | |
1590 | ||
c0c050c5 MC |
1591 | #define BNXT_NTP_FLTR_MAX_FLTR 4096 |
1592 | #define BNXT_NTP_FLTR_HASH_SIZE 512 | |
1593 | #define BNXT_NTP_FLTR_HASH_MASK (BNXT_NTP_FLTR_HASH_SIZE - 1) | |
1594 | struct hlist_head ntp_fltr_hash_tbl[BNXT_NTP_FLTR_HASH_SIZE]; | |
1595 | spinlock_t ntp_fltr_lock; /* for hash table add, del */ | |
1596 | ||
1597 | unsigned long *ntp_fltr_bmap; | |
1598 | int ntp_fltr_count; | |
1599 | ||
e2dc9b6e MC |
1600 | /* To protect link related settings during link changes and |
1601 | * ethtool settings changes. | |
1602 | */ | |
1603 | struct mutex link_lock; | |
c0c050c5 | 1604 | struct bnxt_link_info link_info; |
170ce013 MC |
1605 | struct ethtool_eee eee; |
1606 | u32 lpi_tmr_lo; | |
1607 | u32 lpi_tmr_hi; | |
5ad2cbee | 1608 | |
eb513658 MC |
1609 | u8 num_tests; |
1610 | struct bnxt_test_info *test_info; | |
1611 | ||
c1ef146a MC |
1612 | u8 wol_filter_id; |
1613 | u8 wol; | |
1614 | ||
5ad2cbee MC |
1615 | u8 num_leds; |
1616 | struct bnxt_led_info leds[BNXT_MAX_LED]; | |
c6d30e83 MC |
1617 | |
1618 | struct bpf_prog *xdp_prog; | |
4ab0c6a8 SP |
1619 | |
1620 | /* devlink interface and vf-rep structs */ | |
1621 | struct devlink *dl; | |
782a624d | 1622 | struct devlink_port dl_port; |
4ab0c6a8 SP |
1623 | enum devlink_eswitch_mode eswitch_mode; |
1624 | struct bnxt_vf_rep **vf_reps; /* array of vf-rep ptrs */ | |
1625 | u16 *cfa_code_map; /* cfa_code -> vf_idx map */ | |
dd4ea1da | 1626 | u8 switch_id[8]; |
cd66358e | 1627 | struct bnxt_tc_info *tc_info; |
cabfb09d AG |
1628 | struct dentry *debugfs_pdev; |
1629 | struct dentry *debugfs_dim; | |
cde49a42 | 1630 | struct device *hwmon_dev; |
c0c050c5 MC |
1631 | }; |
1632 | ||
c77192f2 MC |
1633 | #define BNXT_RX_STATS_OFFSET(counter) \ |
1634 | (offsetof(struct rx_port_stats, counter) / 8) | |
1635 | ||
1636 | #define BNXT_TX_STATS_OFFSET(counter) \ | |
1637 | ((offsetof(struct tx_port_stats, counter) + \ | |
1638 | sizeof(struct rx_port_stats) + 512) / 8) | |
1639 | ||
00db3cba VV |
1640 | #define BNXT_RX_STATS_EXT_OFFSET(counter) \ |
1641 | (offsetof(struct rx_port_stats_ext, counter) / 8) | |
1642 | ||
36e53349 MC |
1643 | #define BNXT_TX_STATS_EXT_OFFSET(counter) \ |
1644 | (offsetof(struct tx_port_stats_ext, counter) / 8) | |
1645 | ||
55e4398d VV |
1646 | #define BNXT_PCIE_STATS_OFFSET(counter) \ |
1647 | (offsetof(struct pcie_ctx_hw_stats, counter) / 8) | |
1648 | ||
42ee18fe AK |
1649 | #define I2C_DEV_ADDR_A0 0xa0 |
1650 | #define I2C_DEV_ADDR_A2 0xa2 | |
7328a23c | 1651 | #define SFF_DIAG_SUPPORT_OFFSET 0x5c |
42ee18fe AK |
1652 | #define SFF_MODULE_ID_SFP 0x3 |
1653 | #define SFF_MODULE_ID_QSFP 0xc | |
1654 | #define SFF_MODULE_ID_QSFP_PLUS 0xd | |
1655 | #define SFF_MODULE_ID_QSFP28 0x11 | |
1656 | #define BNXT_MAX_PHY_I2C_RESP_SIZE 64 | |
1657 | ||
38413406 MC |
1658 | static inline u32 bnxt_tx_avail(struct bnxt *bp, struct bnxt_tx_ring_info *txr) |
1659 | { | |
1660 | /* Tell compiler to fetch tx indices from memory. */ | |
1661 | barrier(); | |
1662 | ||
1663 | return bp->tx_ring_size - | |
1664 | ((txr->tx_prod - txr->tx_cons) & bp->tx_ring_mask); | |
1665 | } | |
1666 | ||
697197e5 MC |
1667 | #if BITS_PER_LONG == 32 |
1668 | #define writeq(val64, db) \ | |
1669 | do { \ | |
1670 | spin_lock(&bp->db_lock); \ | |
1671 | writel((val64) & 0xffffffff, db); \ | |
1672 | writel((val64) >> 32, (db) + 4); \ | |
1673 | spin_unlock(&bp->db_lock); \ | |
1674 | } while (0) | |
1675 | ||
1676 | #define writeq_relaxed writeq | |
1677 | #endif | |
1678 | ||
fd141fa4 | 1679 | /* For TX and RX ring doorbells with no ordering guarantee*/ |
697197e5 MC |
1680 | static inline void bnxt_db_write_relaxed(struct bnxt *bp, |
1681 | struct bnxt_db_info *db, u32 idx) | |
fd141fa4 | 1682 | { |
697197e5 MC |
1683 | if (bp->flags & BNXT_FLAG_CHIP_P5) { |
1684 | writeq_relaxed(db->db_key64 | idx, db->doorbell); | |
1685 | } else { | |
1686 | u32 db_val = db->db_key32 | idx; | |
1687 | ||
1688 | writel_relaxed(db_val, db->doorbell); | |
1689 | if (bp->flags & BNXT_FLAG_DOUBLE_DB) | |
1690 | writel_relaxed(db_val, db->doorbell); | |
1691 | } | |
fd141fa4 SK |
1692 | } |
1693 | ||
434c975a | 1694 | /* For TX and RX ring doorbells */ |
697197e5 MC |
1695 | static inline void bnxt_db_write(struct bnxt *bp, struct bnxt_db_info *db, |
1696 | u32 idx) | |
434c975a | 1697 | { |
697197e5 MC |
1698 | if (bp->flags & BNXT_FLAG_CHIP_P5) { |
1699 | writeq(db->db_key64 | idx, db->doorbell); | |
1700 | } else { | |
1701 | u32 db_val = db->db_key32 | idx; | |
1702 | ||
1703 | writel(db_val, db->doorbell); | |
1704 | if (bp->flags & BNXT_FLAG_DOUBLE_DB) | |
1705 | writel(db_val, db->doorbell); | |
1706 | } | |
434c975a MC |
1707 | } |
1708 | ||
760b6d33 VD |
1709 | static inline bool bnxt_cfa_hwrm_message(u16 req_type) |
1710 | { | |
1711 | switch (req_type) { | |
1712 | case HWRM_CFA_ENCAP_RECORD_ALLOC: | |
1713 | case HWRM_CFA_ENCAP_RECORD_FREE: | |
1714 | case HWRM_CFA_DECAP_FILTER_ALLOC: | |
1715 | case HWRM_CFA_DECAP_FILTER_FREE: | |
1716 | case HWRM_CFA_NTUPLE_FILTER_ALLOC: | |
1717 | case HWRM_CFA_NTUPLE_FILTER_FREE: | |
1718 | case HWRM_CFA_NTUPLE_FILTER_CFG: | |
1719 | case HWRM_CFA_EM_FLOW_ALLOC: | |
1720 | case HWRM_CFA_EM_FLOW_FREE: | |
1721 | case HWRM_CFA_EM_FLOW_CFG: | |
1722 | case HWRM_CFA_FLOW_ALLOC: | |
1723 | case HWRM_CFA_FLOW_FREE: | |
1724 | case HWRM_CFA_FLOW_INFO: | |
1725 | case HWRM_CFA_FLOW_FLUSH: | |
1726 | case HWRM_CFA_FLOW_STATS: | |
1727 | case HWRM_CFA_METER_PROFILE_ALLOC: | |
1728 | case HWRM_CFA_METER_PROFILE_FREE: | |
1729 | case HWRM_CFA_METER_PROFILE_CFG: | |
1730 | case HWRM_CFA_METER_INSTANCE_ALLOC: | |
1731 | case HWRM_CFA_METER_INSTANCE_FREE: | |
1732 | return true; | |
1733 | default: | |
1734 | return false; | |
1735 | } | |
1736 | } | |
1737 | ||
1738 | static inline bool bnxt_kong_hwrm_message(struct bnxt *bp, struct input *req) | |
1739 | { | |
1740 | return (bp->fw_cap & BNXT_FW_CAP_KONG_MB_CHNL && | |
1741 | bnxt_cfa_hwrm_message(le16_to_cpu(req->req_type))); | |
1742 | } | |
1743 | ||
1744 | static inline bool bnxt_hwrm_kong_chnl(struct bnxt *bp, struct input *req) | |
1745 | { | |
1746 | return (bp->fw_cap & BNXT_FW_CAP_KONG_MB_CHNL && | |
1747 | req->resp_addr == cpu_to_le64(bp->hwrm_cmd_kong_resp_dma_addr)); | |
1748 | } | |
1749 | ||
5c209fc8 VD |
1750 | static inline void *bnxt_get_hwrm_resp_addr(struct bnxt *bp, void *req) |
1751 | { | |
760b6d33 VD |
1752 | if (bnxt_hwrm_kong_chnl(bp, (struct input *)req)) |
1753 | return bp->hwrm_cmd_kong_resp_addr; | |
1754 | else | |
1755 | return bp->hwrm_cmd_resp_addr; | |
5c209fc8 VD |
1756 | } |
1757 | ||
760b6d33 | 1758 | static inline u16 bnxt_get_hwrm_seq_id(struct bnxt *bp, u16 dst) |
5c209fc8 VD |
1759 | { |
1760 | u16 seq_id; | |
1761 | ||
760b6d33 VD |
1762 | if (dst == BNXT_HWRM_CHNL_CHIMP) |
1763 | seq_id = bp->hwrm_cmd_seq++; | |
1764 | else | |
1765 | seq_id = bp->hwrm_cmd_kong_seq++; | |
5c209fc8 VD |
1766 | return seq_id; |
1767 | } | |
1768 | ||
38413406 MC |
1769 | extern const u16 bnxt_lhint_arr[]; |
1770 | ||
1771 | int bnxt_alloc_rx_data(struct bnxt *bp, struct bnxt_rx_ring_info *rxr, | |
1772 | u16 prod, gfp_t gfp); | |
c6d30e83 MC |
1773 | void bnxt_reuse_rx_data(struct bnxt_rx_ring_info *rxr, u16 cons, void *data); |
1774 | void bnxt_set_tpa_flags(struct bnxt *bp); | |
c0c050c5 | 1775 | void bnxt_set_ring_params(struct bnxt *); |
c61fb99c | 1776 | int bnxt_set_rx_skb_mode(struct bnxt *bp, bool page_mode); |
c0c050c5 MC |
1777 | void bnxt_hwrm_cmd_hdr_init(struct bnxt *, void *, u16, u16, u16); |
1778 | int _hwrm_send_message(struct bnxt *, void *, u32, int); | |
cc72f3b1 | 1779 | int _hwrm_send_message_silent(struct bnxt *bp, void *msg, u32 len, int timeout); |
c0c050c5 | 1780 | int hwrm_send_message(struct bnxt *, void *, u32, int); |
90e20921 | 1781 | int hwrm_send_message_silent(struct bnxt *, void *, u32, int); |
a1653b13 MC |
1782 | int bnxt_hwrm_func_rgtr_async_events(struct bnxt *bp, unsigned long *bmap, |
1783 | int bmap_size); | |
a588e458 | 1784 | int bnxt_hwrm_vnic_cfg(struct bnxt *bp, u16 vnic_id); |
391be5c2 | 1785 | int __bnxt_hwrm_get_tx_rings(struct bnxt *bp, u16 fid, int *tx_rings); |
b16b6891 | 1786 | int bnxt_nq_rings_in_use(struct bnxt *bp); |
c0c050c5 | 1787 | int bnxt_hwrm_set_coal(struct bnxt *); |
e4060d30 | 1788 | unsigned int bnxt_get_max_func_stat_ctxs(struct bnxt *bp); |
c027c6b4 | 1789 | unsigned int bnxt_get_avail_stat_ctxs_for_en(struct bnxt *bp); |
e4060d30 | 1790 | unsigned int bnxt_get_max_func_cp_rings(struct bnxt *bp); |
e916b081 | 1791 | unsigned int bnxt_get_avail_cp_rings_for_en(struct bnxt *bp); |
fbcfc8e4 MC |
1792 | int bnxt_get_avail_msix(struct bnxt *bp, int num); |
1793 | int bnxt_reserve_rings(struct bnxt *bp); | |
7df4ae9f MC |
1794 | void bnxt_tx_disable(struct bnxt *bp); |
1795 | void bnxt_tx_enable(struct bnxt *bp); | |
c0c050c5 | 1796 | int bnxt_hwrm_set_pause(struct bnxt *); |
939f7f0c | 1797 | int bnxt_hwrm_set_link_setting(struct bnxt *, bool, bool); |
5282db6c MC |
1798 | int bnxt_hwrm_alloc_wol_fltr(struct bnxt *bp); |
1799 | int bnxt_hwrm_free_wol_fltr(struct bnxt *bp); | |
db4723b3 | 1800 | int bnxt_hwrm_func_resc_qcaps(struct bnxt *bp, bool all); |
5ac67d8b | 1801 | int bnxt_hwrm_fw_set_time(struct bnxt *); |
c0c050c5 | 1802 | int bnxt_open_nic(struct bnxt *, bool, bool); |
f7dc1ea6 MC |
1803 | int bnxt_half_open_nic(struct bnxt *bp); |
1804 | void bnxt_half_close_nic(struct bnxt *bp); | |
c0c050c5 | 1805 | int bnxt_close_nic(struct bnxt *, bool, bool); |
98fdbe73 MC |
1806 | int bnxt_check_rings(struct bnxt *bp, int tx, int rx, bool sh, int tcs, |
1807 | int tx_xdp); | |
c5e3deb8 | 1808 | int bnxt_setup_mq_tc(struct net_device *dev, u8 tc); |
6e6c5a57 | 1809 | int bnxt_get_max_rings(struct bnxt *, int *, int *, bool); |
80fcaf46 | 1810 | int bnxt_restore_pf_fw_resources(struct bnxt *bp); |
52d5254a FF |
1811 | int bnxt_get_port_parent_id(struct net_device *dev, |
1812 | struct netdev_phys_item_id *ppid); | |
6a8788f2 AG |
1813 | void bnxt_dim_work(struct work_struct *work); |
1814 | int bnxt_hwrm_set_ring_coal(struct bnxt *bp, struct bnxt_napi *bnapi); | |
1815 | ||
c0c050c5 | 1816 | #endif |