projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: remove unnecessary NET_ADDR_RANDOM "bitclean"
[linux-2.6-block.git] / drivers / net / ethernet / atheros / atl1c / atl1c_main.c
CommitLineData
43250ddd
JY		 1/*
2 * Copyright(c) 2008 - 2009 Atheros Corporation. All rights reserved.
3 *
4 * Derived from Intel e1000 driver
5 * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License as published by the Free
9 * Software Foundation; either version 2 of the License, or (at your option)
10 * any later version.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc., 59
19 * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
20 */
21
22#include "atl1c.h"
23
8f574b35 24#define ATL1C_DRV_VERSION "1.0.1.0-NAPI"
43250ddd
JY		 25char atl1c_driver_name[] = "atl1c";
26char atl1c_driver_version[] = ATL1C_DRV_VERSION;
496c185c 27
43250ddd
JY		 28/*
29 * atl1c_pci_tbl - PCI Device ID Table
30 *
31 * Wildcard entries (PCI_ANY_ID) should come last
32 * Last entry must be all 0s
33 *
34 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
35 * Class, Class Mask, private data (not used) }
36 */
a3aa1884 37static DEFINE_PCI_DEVICE_TABLE(atl1c_pci_tbl) = {
43250ddd
JY		 38 {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATTANSIC_L1C)},
39 {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATTANSIC_L2C)},
496c185c
LR		 40 {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L2C_B)},
41 {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L2C_B2)},
42 {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L1D)},
94dde7e4 43 {PCI_DEVICE(PCI_VENDOR_ID_ATTANSIC, PCI_DEVICE_ID_ATHEROS_L1D_2_0)},
43250ddd
JY		 44 /* required last entry */
45 { 0 }
46};
47MODULE_DEVICE_TABLE(pci, atl1c_pci_tbl);
48
70c9fbd3
HX		 49MODULE_AUTHOR("Jie Yang");
50MODULE_AUTHOR("Qualcomm Atheros Inc., <nic-devel@qualcomm.com>");
51MODULE_DESCRIPTION("Qualcom Atheros 100/1000M Ethernet Network Driver");
43250ddd
JY		 52MODULE_LICENSE("GPL");
53MODULE_VERSION(ATL1C_DRV_VERSION);
54
55static int atl1c_stop_mac(struct atl1c_hw *hw);
43250ddd 56static void atl1c_disable_l0s_l1(struct atl1c_hw *hw);
024e1e4d 57static void atl1c_set_aspm(struct atl1c_hw *hw, u16 link_speed);
25456e5c 58static void atl1c_start_mac(struct atl1c_adapter *adapter);
9f1fd0ef 59static void atl1c_clean_rx_irq(struct atl1c_adapter *adapter,
43250ddd 60 int *work_done, int work_to_do);
0fb1e54e 61static int atl1c_up(struct atl1c_adapter *adapter);
62static void atl1c_down(struct atl1c_adapter *adapter);
5e5c0964
HX		 63static int atl1c_reset_mac(struct atl1c_hw *hw);
64static void atl1c_reset_dma_ring(struct atl1c_adapter *adapter);
65static int atl1c_configure(struct atl1c_adapter *adapter);
66static int atl1c_alloc_rx_buffer(struct atl1c_adapter *adapter);
43250ddd
JY		 67
68static const u16 atl1c_pay_load_size[] = {
69 128, 256, 512, 1024, 2048, 4096,
70};
71
43250ddd
JY		 72
73static const u32 atl1c_default_msg = NETIF_MSG_DRV | NETIF_MSG_PROBE |
74 NETIF_MSG_LINK | NETIF_MSG_TIMER | NETIF_MSG_IFDOWN | NETIF_MSG_IFUP;
8f574b35
JY		 75static void atl1c_pcie_patch(struct atl1c_hw *hw)
76{
5cbdcc2f
HX		 77 u32 mst_data, data;
78
79 /* pclk sel could switch to 25M */
80 AT_READ_REG(hw, REG_MASTER_CTRL, &mst_data);
81 mst_data &= ~MASTER_CTRL_CLK_SEL_DIS;
82 AT_WRITE_REG(hw, REG_MASTER_CTRL, mst_data);
43250ddd 83
ebe22ed9
HX		 84 /* WoL/PCIE related settings */
85 if (hw->nic_type == athr_l1c || hw->nic_type == athr_l2c) {
86 AT_READ_REG(hw, REG_PCIE_PHYMISC, &data);
87 data |= PCIE_PHYMISC_FORCE_RCV_DET;
88 AT_WRITE_REG(hw, REG_PCIE_PHYMISC, data);
89 } else { /* new dev set bit5 of MASTER */
90 if (!(mst_data & MASTER_CTRL_WAKEN_25M))
91 AT_WRITE_REG(hw, REG_MASTER_CTRL,
92 mst_data | MASTER_CTRL_WAKEN_25M);
93 }
94 /* aspm/PCIE setting only for l2cb 1.0 */
8f574b35
JY		 95 if (hw->nic_type == athr_l2c_b && hw->revision_id == L2CB_V10) {
96 AT_READ_REG(hw, REG_PCIE_PHYMISC2, &data);
ebe22ed9
HX		 97 data = FIELD_SETX(data, PCIE_PHYMISC2_CDR_BW,
98 L2CB1_PCIE_PHYMISC2_CDR_BW);
99 data = FIELD_SETX(data, PCIE_PHYMISC2_L0S_TH,
100 L2CB1_PCIE_PHYMISC2_L0S_TH);
8f574b35 101 AT_WRITE_REG(hw, REG_PCIE_PHYMISC2, data);
ebe22ed9
HX		 102 /* extend L1 sync timer */
103 AT_READ_REG(hw, REG_LINK_CTRL, &data);
104 data |= LINK_CTRL_EXT_SYNC;
105 AT_WRITE_REG(hw, REG_LINK_CTRL, data);
106 }
107 /* l2cb 1.x & l1d 1.x */
108 if (hw->nic_type == athr_l2c_b || hw->nic_type == athr_l1d) {
109 AT_READ_REG(hw, REG_PM_CTRL, &data);
110 data |= PM_CTRL_L0S_BUFSRX_EN;
111 AT_WRITE_REG(hw, REG_PM_CTRL, data);
112 /* clear vendor msg */
113 AT_READ_REG(hw, REG_DMA_DBG, &data);
114 AT_WRITE_REG(hw, REG_DMA_DBG, data & ~DMA_DBG_VENDOR_MSG);
8f574b35
JY		 115 }
116}
117
118/* FIXME: no need any more ? */
43250ddd
JY		 119/*
120 * atl1c_init_pcie - init PCIE module
121 */
122static void atl1c_reset_pcie(struct atl1c_hw *hw, u32 flag)
123{
124 u32 data;
125 u32 pci_cmd;
126 struct pci_dev *pdev = hw->adapter->pdev;
95f9aea7 127 int pos;
43250ddd
JY		 128
129 AT_READ_REG(hw, PCI_COMMAND, &pci_cmd);
130 pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
131 pci_cmd |= (PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER |
132 PCI_COMMAND_IO);
133 AT_WRITE_REG(hw, PCI_COMMAND, pci_cmd);
134
135 /*
136 * Clear any PowerSaveing Settings
137 */
138 pci_enable_wake(pdev, PCI_D3hot, 0);
139 pci_enable_wake(pdev, PCI_D3cold, 0);
87eabe6b
HX		 140 /* wol sts read-clear */
141 AT_READ_REG(hw, REG_WOL_CTRL, &data);
142 AT_WRITE_REG(hw, REG_WOL_CTRL, 0);
43250ddd
JY		 143
144 /*
145 * Mask some pcie error bits
146 */
95f9aea7
HX		 147 pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_ERR);
148 pci_read_config_dword(pdev, pos + PCI_ERR_UNCOR_SEVER, &data);
149 data &= ~(PCI_ERR_UNC_DLP | PCI_ERR_UNC_FCP);
150 pci_write_config_dword(pdev, pos + PCI_ERR_UNCOR_SEVER, data);
151 /* clear error status */
eb0ff563 152 pcie_capability_write_word(pdev, PCI_EXP_DEVSTA,
95f9aea7
HX		 153 PCI_EXP_DEVSTA_NFED |
154 PCI_EXP_DEVSTA_FED |
155 PCI_EXP_DEVSTA_CED |
156 PCI_EXP_DEVSTA_URD);
43250ddd 157
8f574b35
JY		 158 AT_READ_REG(hw, REG_LTSSM_ID_CTRL, &data);
159 data &= ~LTSSM_ID_EN_WRO;
160 AT_WRITE_REG(hw, REG_LTSSM_ID_CTRL, data);
161
162 atl1c_pcie_patch(hw);
43250ddd
JY		 163 if (flag & ATL1C_PCIE_L0S_L1_DISABLE)
164 atl1c_disable_l0s_l1(hw);
43250ddd 165
8f574b35 166 msleep(5);
43250ddd
JY		 167}
168
49ce9c2c 169/**
43250ddd
JY		 170 * atl1c_irq_enable - Enable default interrupt generation settings
171 * @adapter: board private structure
172 */
173static inline void atl1c_irq_enable(struct atl1c_adapter *adapter)
174{
175 if (likely(atomic_dec_and_test(&adapter->irq_sem))) {
176 AT_WRITE_REG(&adapter->hw, REG_ISR, 0x7FFFFFFF);
177 AT_WRITE_REG(&adapter->hw, REG_IMR, adapter->hw.intr_mask);
178 AT_WRITE_FLUSH(&adapter->hw);
179 }
180}
181
49ce9c2c 182/**
43250ddd
JY		 183 * atl1c_irq_disable - Mask off interrupt generation on the NIC
184 * @adapter: board private structure
185 */
186static inline void atl1c_irq_disable(struct atl1c_adapter *adapter)
187{
188 atomic_inc(&adapter->irq_sem);
189 AT_WRITE_REG(&adapter->hw, REG_IMR, 0);
8f574b35 190 AT_WRITE_REG(&adapter->hw, REG_ISR, ISR_DIS_INT);
43250ddd
JY		 191 AT_WRITE_FLUSH(&adapter->hw);
192 synchronize_irq(adapter->pdev->irq);
193}
194
49ce9c2c 195/**
43250ddd
JY		 196 * atl1c_irq_reset - reset interrupt confiure on the NIC
197 * @adapter: board private structure
198 */
199static inline void atl1c_irq_reset(struct atl1c_adapter *adapter)
200{
201 atomic_set(&adapter->irq_sem, 1);
202 atl1c_irq_enable(adapter);
203}
204
c930a662
JP		 205/*
206 * atl1c_wait_until_idle - wait up to AT_HW_MAX_IDLE_DELAY reads
207 * of the idle status register until the device is actually idle
208 */
969a7ee2 209static u32 atl1c_wait_until_idle(struct atl1c_hw *hw, u32 modu_ctrl)
c930a662
JP		 210{
211 int timeout;
212 u32 data;
213
214 for (timeout = 0; timeout < AT_HW_MAX_IDLE_DELAY; timeout++) {
215 AT_READ_REG(hw, REG_IDLE_STATUS, &data);
969a7ee2 216 if ((data & modu_ctrl) == 0)
c930a662
JP		 217 return 0;
218 msleep(1);
219 }
220 return data;
221}
222
49ce9c2c 223/**
43250ddd
JY		 224 * atl1c_phy_config - Timer Call-back
225 * @data: pointer to netdev cast into an unsigned long
226 */
227static void atl1c_phy_config(unsigned long data)
228{
229 struct atl1c_adapter *adapter = (struct atl1c_adapter *) data;
230 struct atl1c_hw *hw = &adapter->hw;
231 unsigned long flags;
232
233 spin_lock_irqsave(&adapter->mdio_lock, flags);
234 atl1c_restart_autoneg(hw);
235 spin_unlock_irqrestore(&adapter->mdio_lock, flags);
236}
237
238void atl1c_reinit_locked(struct atl1c_adapter *adapter)
239{
43250ddd
JY		 240 WARN_ON(in_interrupt());
241 atl1c_down(adapter);
242 atl1c_up(adapter);
243 clear_bit(__AT_RESETTING, &adapter->flags);
244}
245
43250ddd
JY		 246static void atl1c_check_link_status(struct atl1c_adapter *adapter)
247{
248 struct atl1c_hw *hw = &adapter->hw;
249 struct net_device *netdev = adapter->netdev;
250 struct pci_dev *pdev = adapter->pdev;
251 int err;
252 unsigned long flags;
253 u16 speed, duplex, phy_data;
254
255 spin_lock_irqsave(&adapter->mdio_lock, flags);
256 /* MII_BMSR must read twise */
257 atl1c_read_phy_reg(hw, MII_BMSR, &phy_data);
258 atl1c_read_phy_reg(hw, MII_BMSR, &phy_data);
259 spin_unlock_irqrestore(&adapter->mdio_lock, flags);
260
261 if ((phy_data & BMSR_LSTATUS) == 0) {
262 /* link down */
5e5c0964 263 netif_carrier_off(netdev);
8f574b35 264 hw->hibernate = true;
5e5c0964 265 if (atl1c_reset_mac(hw) != 0)
8f574b35 266 if (netif_msg_hw(adapter))
5e5c0964 267 dev_warn(&pdev->dev, "reset mac failed\n");
024e1e4d 268 atl1c_set_aspm(hw, SPEED_0);
903d7ce0 269 atl1c_post_phy_linkchg(hw, SPEED_0);
5e5c0964
HX		 270 atl1c_reset_dma_ring(adapter);
271 atl1c_configure(adapter);
43250ddd
JY		 272 } else {
273 /* Link Up */
274 hw->hibernate = false;
275 spin_lock_irqsave(&adapter->mdio_lock, flags);
276 err = atl1c_get_speed_and_duplex(hw, &speed, &duplex);
277 spin_unlock_irqrestore(&adapter->mdio_lock, flags);
278 if (unlikely(err))
279 return;
280 /* link result is our setting */
281 if (adapter->link_speed != speed ||
282 adapter->link_duplex != duplex) {
283 adapter->link_speed = speed;
284 adapter->link_duplex = duplex;
024e1e4d 285 atl1c_set_aspm(hw, speed);
903d7ce0 286 atl1c_post_phy_linkchg(hw, speed);
25456e5c 287 atl1c_start_mac(adapter);
43250ddd
JY		 288 if (netif_msg_link(adapter))
289 dev_info(&pdev->dev,
290 "%s: %s NIC Link is Up<%d Mbps %s>\n",
291 atl1c_driver_name, netdev->name,
292 adapter->link_speed,
293 adapter->link_duplex == FULL_DUPLEX ?
294 "Full Duplex" : "Half Duplex");
295 }
296 if (!netif_carrier_ok(netdev))
297 netif_carrier_on(netdev);
298 }
299}
300
43250ddd
JY		 301static void atl1c_link_chg_event(struct atl1c_adapter *adapter)
302{
303 struct net_device *netdev = adapter->netdev;
304 struct pci_dev *pdev = adapter->pdev;
305 u16 phy_data;
306 u16 link_up;
307
308 spin_lock(&adapter->mdio_lock);
309 atl1c_read_phy_reg(&adapter->hw, MII_BMSR, &phy_data);
310 atl1c_read_phy_reg(&adapter->hw, MII_BMSR, &phy_data);
311 spin_unlock(&adapter->mdio_lock);
312 link_up = phy_data & BMSR_LSTATUS;
313 /* notify upper layer link down ASAP */
314 if (!link_up) {
315 if (netif_carrier_ok(netdev)) {
316 /* old link state: Up */
317 netif_carrier_off(netdev);
318 if (netif_msg_link(adapter))
319 dev_info(&pdev->dev,
320 "%s: %s NIC Link is Down\n",
321 atl1c_driver_name, netdev->name);
322 adapter->link_speed = SPEED_0;
323 }
324 }
cb190546 325
cb771838 326 set_bit(ATL1C_WORK_EVENT_LINK_CHANGE, &adapter->work_event);
cb190546 327 schedule_work(&adapter->common_task);
43250ddd
JY		 328}
329
cb190546 330static void atl1c_common_task(struct work_struct *work)
43250ddd 331{
cb190546
JY		 332 struct atl1c_adapter *adapter;
333 struct net_device *netdev;
334
335 adapter = container_of(work, struct atl1c_adapter, common_task);
336 netdev = adapter->netdev;
337
0aa76ce3
HX		 338 if (test_bit(__AT_DOWN, &adapter->flags))
339 return;
340
cb771838 341 if (test_and_clear_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event)) {
cb190546
JY		 342 netif_device_detach(netdev);
343 atl1c_down(adapter);
344 atl1c_up(adapter);
345 netif_device_attach(netdev);
cb190546
JY		 346 }
347
cb771838 348 if (test_and_clear_bit(ATL1C_WORK_EVENT_LINK_CHANGE,
5e5c0964
HX		 349 &adapter->work_event)) {
350 atl1c_irq_disable(adapter);
cb190546 351 atl1c_check_link_status(adapter);
5e5c0964
HX		 352 atl1c_irq_enable(adapter);
353 }
43250ddd
JY		 354}
355
cb190546
JY		 356
357static void atl1c_del_timer(struct atl1c_adapter *adapter)
43250ddd 358{
cb190546 359 del_timer_sync(&adapter->phy_config_timer);
43250ddd
JY		 360}
361
cb190546 362
49ce9c2c 363/**
43250ddd
JY		 364 * atl1c_tx_timeout - Respond to a Tx Hang
365 * @netdev: network interface device structure
366 */
367static void atl1c_tx_timeout(struct net_device *netdev)
368{
369 struct atl1c_adapter *adapter = netdev_priv(netdev);
370
371 /* Do the reset outside of interrupt context */
cb771838 372 set_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event);
cb190546 373 schedule_work(&adapter->common_task);
43250ddd
JY		 374}
375
49ce9c2c 376/**
43250ddd
JY		 377 * atl1c_set_multi - Multicast and Promiscuous mode set
378 * @netdev: network interface device structure
379 *
380 * The set_multi entry point is called whenever the multicast address
381 * list or the network interface flags are updated. This routine is
382 * responsible for configuring the hardware for proper multicast,
383 * promiscuous mode, and all-multi behavior.
384 */
385static void atl1c_set_multi(struct net_device *netdev)
386{
387 struct atl1c_adapter *adapter = netdev_priv(netdev);
388 struct atl1c_hw *hw = &adapter->hw;
22bedad3 389 struct netdev_hw_addr *ha;
43250ddd
JY		 390 u32 mac_ctrl_data;
391 u32 hash_value;
392
393 /* Check for Promiscuous and All Multicast modes */
394 AT_READ_REG(hw, REG_MAC_CTRL, &mac_ctrl_data);
395
396 if (netdev->flags & IFF_PROMISC) {
397 mac_ctrl_data |= MAC_CTRL_PROMIS_EN;
398 } else if (netdev->flags & IFF_ALLMULTI) {
399 mac_ctrl_data |= MAC_CTRL_MC_ALL_EN;
400 mac_ctrl_data &= ~MAC_CTRL_PROMIS_EN;
401 } else {
402 mac_ctrl_data &= ~(MAC_CTRL_PROMIS_EN | MAC_CTRL_MC_ALL_EN);
403 }
404
405 AT_WRITE_REG(hw, REG_MAC_CTRL, mac_ctrl_data);
406
407 /* clear the old settings from the multicast hash table */
408 AT_WRITE_REG(hw, REG_RX_HASH_TABLE, 0);
409 AT_WRITE_REG_ARRAY(hw, REG_RX_HASH_TABLE, 1, 0);
410
411 /* comoute mc addresses' hash value ,and put it into hash table */
22bedad3
JP		 412 netdev_for_each_mc_addr(ha, netdev) {
413 hash_value = atl1c_hash_mc_addr(hw, ha->addr);
43250ddd
JY		 414 atl1c_hash_set(hw, hash_value);
415 }
416}
417
c8f44aff 418static void __atl1c_vlan_mode(netdev_features_t features, u32 *mac_ctrl_data)
46facce9
JP		 419{
420 if (features & NETIF_F_HW_VLAN_RX) {
421 /* enable VLAN tag insert/strip */
422 *mac_ctrl_data |= MAC_CTRL_RMV_VLAN;
423 } else {
424 /* disable VLAN tag insert/strip */
425 *mac_ctrl_data &= ~MAC_CTRL_RMV_VLAN;
426 }
427}
428
c8f44aff
MM		 429static void atl1c_vlan_mode(struct net_device *netdev,
430 netdev_features_t features)
43250ddd
JY		 431{
432 struct atl1c_adapter *adapter = netdev_priv(netdev);
433 struct pci_dev *pdev = adapter->pdev;
434 u32 mac_ctrl_data = 0;
435
436 if (netif_msg_pktdata(adapter))
46facce9 437 dev_dbg(&pdev->dev, "atl1c_vlan_mode\n");
43250ddd
JY		 438
439 atl1c_irq_disable(adapter);
43250ddd 440 AT_READ_REG(&adapter->hw, REG_MAC_CTRL, &mac_ctrl_data);
46facce9 441 __atl1c_vlan_mode(features, &mac_ctrl_data);
43250ddd
JY		 442 AT_WRITE_REG(&adapter->hw, REG_MAC_CTRL, mac_ctrl_data);
443 atl1c_irq_enable(adapter);
444}
445
446static void atl1c_restore_vlan(struct atl1c_adapter *adapter)
447{
448 struct pci_dev *pdev = adapter->pdev;
449
450 if (netif_msg_pktdata(adapter))
46facce9
JP		 451 dev_dbg(&pdev->dev, "atl1c_restore_vlan\n");
452 atl1c_vlan_mode(adapter->netdev, adapter->netdev->features);
43250ddd 453}
46facce9 454
49ce9c2c 455/**
43250ddd
JY		 456 * atl1c_set_mac - Change the Ethernet Address of the NIC
457 * @netdev: network interface device structure
458 * @p: pointer to an address structure
459 *
460 * Returns 0 on success, negative on failure
461 */
462static int atl1c_set_mac_addr(struct net_device *netdev, void *p)
463{
464 struct atl1c_adapter *adapter = netdev_priv(netdev);
465 struct sockaddr *addr = p;
466
467 if (!is_valid_ether_addr(addr->sa_data))
468 return -EADDRNOTAVAIL;
469
470 if (netif_running(netdev))
471 return -EBUSY;
472
473 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
474 memcpy(adapter->hw.mac_addr, addr->sa_data, netdev->addr_len);
475
229e6b6e 476 atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.mac_addr);
43250ddd
JY		 477
478 return 0;
479}
480
481static void atl1c_set_rxbufsize(struct atl1c_adapter *adapter,
482 struct net_device *dev)
483{
484 int mtu = dev->mtu;
485
486 adapter->rx_buffer_len = mtu > AT_RX_BUF_SIZE ?
487 roundup(mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN, 8) : AT_RX_BUF_SIZE;
488}
782d640a 489
c8f44aff
MM		 490static netdev_features_t atl1c_fix_features(struct net_device *netdev,
491 netdev_features_t features)
782d640a 492{
46facce9
JP		 493 /*
494 * Since there is no support for separate rx/tx vlan accel
495 * enable/disable make sure tx flag is always in same state as rx.
496 */
497 if (features & NETIF_F_HW_VLAN_RX)
498 features |= NETIF_F_HW_VLAN_TX;
499 else
500 features &= ~NETIF_F_HW_VLAN_TX;
501
782d640a
MM		 502 if (netdev->mtu > MAX_TSO_FRAME_SIZE)
503 features &= ~(NETIF_F_TSO | NETIF_F_TSO6);
504
505 return features;
506}
507
c8f44aff
MM		 508static int atl1c_set_features(struct net_device *netdev,
509 netdev_features_t features)
46facce9 510{
c8f44aff 511 netdev_features_t changed = netdev->features ^ features;
46facce9
JP		 512
513 if (changed & NETIF_F_HW_VLAN_RX)
514 atl1c_vlan_mode(netdev, features);
515
516 return 0;
517}
518
49ce9c2c 519/**
43250ddd
JY		 520 * atl1c_change_mtu - Change the Maximum Transfer Unit
521 * @netdev: network interface device structure
522 * @new_mtu: new value for maximum frame size
523 *
524 * Returns 0 on success, negative on failure
525 */
526static int atl1c_change_mtu(struct net_device *netdev, int new_mtu)
527{
528 struct atl1c_adapter *adapter = netdev_priv(netdev);
c08b9b2a 529 struct atl1c_hw *hw = &adapter->hw;
43250ddd
JY		 530 int old_mtu = netdev->mtu;
531 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN;
532
c08b9b2a
HX		 533 /* Fast Ethernet controller doesn't support jumbo packet */
534 if (((hw->nic_type == athr_l2c ||
535 hw->nic_type == athr_l2c_b ||
536 hw->nic_type == athr_l2c_b2) && new_mtu > ETH_DATA_LEN) ||
537 max_frame < ETH_ZLEN + ETH_FCS_LEN ||
538 max_frame > MAX_JUMBO_FRAME_SIZE) {
43250ddd
JY		 539 if (netif_msg_link(adapter))
540 dev_warn(&adapter->pdev->dev, "invalid MTU setting\n");
541 return -EINVAL;
542 }
543 /* set MTU */
544 if (old_mtu != new_mtu && netif_running(netdev)) {
545 while (test_and_set_bit(__AT_RESETTING, &adapter->flags))
546 msleep(1);
547 netdev->mtu = new_mtu;
548 adapter->hw.max_frame_size = new_mtu;
549 atl1c_set_rxbufsize(adapter, netdev);
550 atl1c_down(adapter);
782d640a 551 netdev_update_features(netdev);
43250ddd
JY		 552 atl1c_up(adapter);
553 clear_bit(__AT_RESETTING, &adapter->flags);
43250ddd
JY		 554 }
555 return 0;
556}
557
558/*
559 * caller should hold mdio_lock
560 */
561static int atl1c_mdio_read(struct net_device *netdev, int phy_id, int reg_num)
562{
563 struct atl1c_adapter *adapter = netdev_priv(netdev);
564 u16 result;
565
2528a5dc 566 atl1c_read_phy_reg(&adapter->hw, reg_num, &result);
43250ddd
JY		 567 return result;
568}
569
570static void atl1c_mdio_write(struct net_device *netdev, int phy_id,
571 int reg_num, int val)
572{
573 struct atl1c_adapter *adapter = netdev_priv(netdev);
574
2528a5dc 575 atl1c_write_phy_reg(&adapter->hw, reg_num, val);
43250ddd
JY		 576}
577
43250ddd
JY		 578static int atl1c_mii_ioctl(struct net_device *netdev,
579 struct ifreq *ifr, int cmd)
580{
581 struct atl1c_adapter *adapter = netdev_priv(netdev);
582 struct pci_dev *pdev = adapter->pdev;
583 struct mii_ioctl_data *data = if_mii(ifr);
584 unsigned long flags;
585 int retval = 0;
586
587 if (!netif_running(netdev))
588 return -EINVAL;
589
590 spin_lock_irqsave(&adapter->mdio_lock, flags);
591 switch (cmd) {
592 case SIOCGMIIPHY:
593 data->phy_id = 0;
594 break;
595
596 case SIOCGMIIREG:
43250ddd
JY		 597 if (atl1c_read_phy_reg(&adapter->hw, data->reg_num & 0x1F,
598 &data->val_out)) {
599 retval = -EIO;
600 goto out;
601 }
602 break;
603
604 case SIOCSMIIREG:
43250ddd
JY		 605 if (data->reg_num & ~(0x1F)) {
606 retval = -EFAULT;
607 goto out;
608 }
609
610 dev_dbg(&pdev->dev, "<atl1c_mii_ioctl> write %x %x",
611 data->reg_num, data->val_in);
612 if (atl1c_write_phy_reg(&adapter->hw,
613 data->reg_num, data->val_in)) {
614 retval = -EIO;
615 goto out;
616 }
617 break;
618
619 default:
620 retval = -EOPNOTSUPP;
621 break;
622 }
623out:
624 spin_unlock_irqrestore(&adapter->mdio_lock, flags);
625 return retval;
626}
627
43250ddd
JY		 628static int atl1c_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
629{
630 switch (cmd) {
631 case SIOCGMIIPHY:
632 case SIOCGMIIREG:
633 case SIOCSMIIREG:
634 return atl1c_mii_ioctl(netdev, ifr, cmd);
635 default:
636 return -EOPNOTSUPP;
637 }
638}
639
49ce9c2c 640/**
43250ddd
JY		 641 * atl1c_alloc_queues - Allocate memory for all rings
642 * @adapter: board private structure to initialize
643 *
644 */
093d369d 645static int atl1c_alloc_queues(struct atl1c_adapter *adapter)
43250ddd
JY		 646{
647 return 0;
648}
649
650static void atl1c_set_mac_type(struct atl1c_hw *hw)
651{
652 switch (hw->device_id) {
653 case PCI_DEVICE_ID_ATTANSIC_L2C:
654 hw->nic_type = athr_l2c;
655 break;
43250ddd
JY		 656 case PCI_DEVICE_ID_ATTANSIC_L1C:
657 hw->nic_type = athr_l1c;
658 break;
496c185c
LR		 659 case PCI_DEVICE_ID_ATHEROS_L2C_B:
660 hw->nic_type = athr_l2c_b;
661 break;
662 case PCI_DEVICE_ID_ATHEROS_L2C_B2:
663 hw->nic_type = athr_l2c_b2;
664 break;
665 case PCI_DEVICE_ID_ATHEROS_L1D:
666 hw->nic_type = athr_l1d;
667 break;
8f574b35
JY		 668 case PCI_DEVICE_ID_ATHEROS_L1D_2_0:
669 hw->nic_type = athr_l1d_2;
670 break;
43250ddd
JY		 671 default:
672 break;
673 }
674}
675
676static int atl1c_setup_mac_funcs(struct atl1c_hw *hw)
677{
43250ddd
JY		 678 u32 link_ctrl_data;
679
680 atl1c_set_mac_type(hw);
43250ddd
JY		 681 AT_READ_REG(hw, REG_LINK_CTRL, &link_ctrl_data);
682
8f574b35 683 hw->ctrl_flags = ATL1C_INTR_MODRT_ENABLE |
43250ddd 684 ATL1C_TXQ_MODE_ENHANCE;
024e1e4d
HX		 685 hw->ctrl_flags |= ATL1C_ASPM_L0S_SUPPORT |
686 ATL1C_ASPM_L1_SUPPORT;
8f574b35 687 hw->ctrl_flags |= ATL1C_ASPM_CTRL_MON;
43250ddd 688
496c185c 689 if (hw->nic_type == athr_l1c ||
8f574b35
JY		 690 hw->nic_type == athr_l1d ||
691 hw->nic_type == athr_l1d_2)
496c185c 692 hw->link_cap_flags |= ATL1C_LINK_CAP_1000M;
43250ddd
JY		 693 return 0;
694}
903d7ce0
HX		 695
696struct atl1c_platform_patch {
697 u16 pci_did;
698 u8 pci_revid;
699 u16 subsystem_vid;
700 u16 subsystem_did;
701 u32 patch_flag;
702#define ATL1C_LINK_PATCH 0x1
703};
093d369d 704static const struct atl1c_platform_patch plats[] = {
903d7ce0
HX		 705{0x2060, 0xC1, 0x1019, 0x8152, 0x1},
706{0x2060, 0xC1, 0x1019, 0x2060, 0x1},
707{0x2060, 0xC1, 0x1019, 0xE000, 0x1},
708{0x2062, 0xC0, 0x1019, 0x8152, 0x1},
709{0x2062, 0xC0, 0x1019, 0x2062, 0x1},
710{0x2062, 0xC0, 0x1458, 0xE000, 0x1},
711{0x2062, 0xC1, 0x1019, 0x8152, 0x1},
712{0x2062, 0xC1, 0x1019, 0x2062, 0x1},
713{0x2062, 0xC1, 0x1458, 0xE000, 0x1},
714{0x2062, 0xC1, 0x1565, 0x2802, 0x1},
715{0x2062, 0xC1, 0x1565, 0x2801, 0x1},
716{0x1073, 0xC0, 0x1019, 0x8151, 0x1},
717{0x1073, 0xC0, 0x1019, 0x1073, 0x1},
718{0x1073, 0xC0, 0x1458, 0xE000, 0x1},
719{0x1083, 0xC0, 0x1458, 0xE000, 0x1},
720{0x1083, 0xC0, 0x1019, 0x8151, 0x1},
721{0x1083, 0xC0, 0x1019, 0x1083, 0x1},
722{0x1083, 0xC0, 0x1462, 0x7680, 0x1},
723{0x1083, 0xC0, 0x1565, 0x2803, 0x1},
724{0},
725};
726
093d369d 727static void atl1c_patch_assign(struct atl1c_hw *hw)
903d7ce0 728{
fa0afcd1
CR		 729 struct pci_dev *pdev = hw->adapter->pdev;
730 u32 misc_ctrl;
903d7ce0
HX		 731 int i = 0;
732
733 hw->msi_lnkpatch = false;
734
735 while (plats[i].pci_did != 0) {
736 if (plats[i].pci_did == hw->device_id &&
737 plats[i].pci_revid == hw->revision_id &&
738 plats[i].subsystem_vid == hw->subsystem_vendor_id &&
739 plats[i].subsystem_did == hw->subsystem_id) {
740 if (plats[i].patch_flag & ATL1C_LINK_PATCH)
741 hw->msi_lnkpatch = true;
742 }
743 i++;
744 }
fa0afcd1
CR		 745
746 if (hw->device_id == PCI_DEVICE_ID_ATHEROS_L2C_B2 &&
747 hw->revision_id == L2CB_V21) {
748 /* config acess mode */
749 pci_write_config_dword(pdev, REG_PCIE_IND_ACC_ADDR,
750 REG_PCIE_DEV_MISC_CTRL);
751 pci_read_config_dword(pdev, REG_PCIE_IND_ACC_DATA, &misc_ctrl);
752 misc_ctrl &= ~0x100;
753 pci_write_config_dword(pdev, REG_PCIE_IND_ACC_ADDR,
754 REG_PCIE_DEV_MISC_CTRL);
755 pci_write_config_dword(pdev, REG_PCIE_IND_ACC_DATA, misc_ctrl);
756 }
903d7ce0 757}
49ce9c2c 758/**
43250ddd
JY		 759 * atl1c_sw_init - Initialize general software structures (struct atl1c_adapter)
760 * @adapter: board private structure to initialize
761 *
762 * atl1c_sw_init initializes the Adapter private data structure.
763 * Fields are initialized based on PCI device information and
764 * OS network device settings (MTU size).
765 */
093d369d 766static int atl1c_sw_init(struct atl1c_adapter *adapter)
43250ddd
JY		 767{
768 struct atl1c_hw *hw = &adapter->hw;
769 struct pci_dev *pdev = adapter->pdev;
8f574b35
JY		 770 u32 revision;
771
43250ddd
JY		 772
773 adapter->wol = 0;
762e3023 774 device_set_wakeup_enable(&pdev->dev, false);
43250ddd
JY		 775 adapter->link_speed = SPEED_0;
776 adapter->link_duplex = FULL_DUPLEX;
43250ddd 777 adapter->tpd_ring[0].count = 1024;
9f1fd0ef 778 adapter->rfd_ring.count = 512;
43250ddd
JY		 779
780 hw->vendor_id = pdev->vendor;
781 hw->device_id = pdev->device;
782 hw->subsystem_vendor_id = pdev->subsystem_vendor;
783 hw->subsystem_id = pdev->subsystem_device;
fa0afcd1 784 pci_read_config_dword(pdev, PCI_CLASS_REVISION, &revision);
8f574b35 785 hw->revision_id = revision & 0xFF;
43250ddd
JY		 786 /* before link up, we assume hibernate is true */
787 hw->hibernate = true;
788 hw->media_type = MEDIA_TYPE_AUTO_SENSOR;
789 if (atl1c_setup_mac_funcs(hw) != 0) {
790 dev_err(&pdev->dev, "set mac function pointers failed\n");
791 return -1;
792 }
903d7ce0
HX		 793 atl1c_patch_assign(hw);
794
43250ddd
JY		 795 hw->intr_mask = IMR_NORMAL_MASK;
796 hw->phy_configured = false;
797 hw->preamble_len = 7;
798 hw->max_frame_size = adapter->netdev->mtu;
43250ddd
JY		 799 hw->autoneg_advertised = ADVERTISED_Autoneg;
800 hw->indirect_tab = 0xE4E4E4E4;
801 hw->base_cpu = 0;
802
803 hw->ict = 50000; /* 100ms */
804 hw->smb_timer = 200000; /* 400ms */
43250ddd
JY		 805 hw->rx_imt = 200;
806 hw->tx_imt = 1000;
807
808 hw->tpd_burst = 5;
809 hw->rfd_burst = 8;
810 hw->dma_order = atl1c_dma_ord_out;
811 hw->dmar_block = atl1c_dma_req_1024;
43250ddd
JY		 812
813 if (atl1c_alloc_queues(adapter)) {
814 dev_err(&pdev->dev, "Unable to allocate memory for queues\n");
815 return -ENOMEM;
816 }
817 /* TODO */
818 atl1c_set_rxbufsize(adapter, adapter->netdev);
819 atomic_set(&adapter->irq_sem, 1);
820 spin_lock_init(&adapter->mdio_lock);
821 spin_lock_init(&adapter->tx_lock);
822 set_bit(__AT_DOWN, &adapter->flags);
823
824 return 0;
825}
826
c6060be4
JY		 827static inline void atl1c_clean_buffer(struct pci_dev *pdev,
828 struct atl1c_buffer *buffer_info, int in_irq)
829{
4b45e342 830 u16 pci_driection;
c6060be4
JY		 831 if (buffer_info->flags & ATL1C_BUFFER_FREE)
832 return;
833 if (buffer_info->dma) {
4b45e342
JY		 834 if (buffer_info->flags & ATL1C_PCIMAP_FROMDEVICE)
835 pci_driection = PCI_DMA_FROMDEVICE;
836 else
837 pci_driection = PCI_DMA_TODEVICE;
838
c6060be4
JY		 839 if (buffer_info->flags & ATL1C_PCIMAP_SINGLE)
840 pci_unmap_single(pdev, buffer_info->dma,
4b45e342 841 buffer_info->length, pci_driection);
c6060be4
JY		 842 else if (buffer_info->flags & ATL1C_PCIMAP_PAGE)
843 pci_unmap_page(pdev, buffer_info->dma,
4b45e342 844 buffer_info->length, pci_driection);
c6060be4
JY		 845 }
846 if (buffer_info->skb) {
847 if (in_irq)
848 dev_kfree_skb_irq(buffer_info->skb);
849 else
850 dev_kfree_skb(buffer_info->skb);
851 }
852 buffer_info->dma = 0;
853 buffer_info->skb = NULL;
854 ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_FREE);
855}
49ce9c2c 856/**
43250ddd
JY		 857 * atl1c_clean_tx_ring - Free Tx-skb
858 * @adapter: board private structure
859 */
860static void atl1c_clean_tx_ring(struct atl1c_adapter *adapter,
861 enum atl1c_trans_queue type)
862{
863 struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
864 struct atl1c_buffer *buffer_info;
865 struct pci_dev *pdev = adapter->pdev;
866 u16 index, ring_count;
867
868 ring_count = tpd_ring->count;
869 for (index = 0; index < ring_count; index++) {
870 buffer_info = &tpd_ring->buffer_info[index];
c6060be4 871 atl1c_clean_buffer(pdev, buffer_info, 0);
43250ddd
JY		 872 }
873
874 /* Zero out Tx-buffers */
875 memset(tpd_ring->desc, 0, sizeof(struct atl1c_tpd_desc) *
c6060be4 876 ring_count);
43250ddd
JY		 877 atomic_set(&tpd_ring->next_to_clean, 0);
878 tpd_ring->next_to_use = 0;
879}
880
49ce9c2c 881/**
43250ddd
JY		 882 * atl1c_clean_rx_ring - Free rx-reservation skbs
883 * @adapter: board private structure
884 */
885static void atl1c_clean_rx_ring(struct atl1c_adapter *adapter)
886{
9f1fd0ef
HX		 887 struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
888 struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
43250ddd
JY		 889 struct atl1c_buffer *buffer_info;
890 struct pci_dev *pdev = adapter->pdev;
9f1fd0ef 891 int j;
43250ddd 892
9f1fd0ef
HX		 893 for (j = 0; j < rfd_ring->count; j++) {
894 buffer_info = &rfd_ring->buffer_info[j];
895 atl1c_clean_buffer(pdev, buffer_info, 0);
43250ddd 896 }
9f1fd0ef
HX		 897 /* zero out the descriptor ring */
898 memset(rfd_ring->desc, 0, rfd_ring->size);
899 rfd_ring->next_to_clean = 0;
900 rfd_ring->next_to_use = 0;
901 rrd_ring->next_to_use = 0;
902 rrd_ring->next_to_clean = 0;
43250ddd
JY		 903}
904
905/*
906 * Read / Write Ptr Initialize:
907 */
908static void atl1c_init_ring_ptrs(struct atl1c_adapter *adapter)
909{
910 struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
9f1fd0ef
HX		 911 struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
912 struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
43250ddd
JY		 913 struct atl1c_buffer *buffer_info;
914 int i, j;
915
916 for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
917 tpd_ring[i].next_to_use = 0;
918 atomic_set(&tpd_ring[i].next_to_clean, 0);
919 buffer_info = tpd_ring[i].buffer_info;
920 for (j = 0; j < tpd_ring->count; j++)
c6060be4
JY		 921 ATL1C_SET_BUFFER_STATE(&buffer_info[i],
922 ATL1C_BUFFER_FREE);
43250ddd 923 }
9f1fd0ef
HX		 924 rfd_ring->next_to_use = 0;
925 rfd_ring->next_to_clean = 0;
926 rrd_ring->next_to_use = 0;
927 rrd_ring->next_to_clean = 0;
928 for (j = 0; j < rfd_ring->count; j++) {
929 buffer_info = &rfd_ring->buffer_info[j];
930 ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_FREE);
43250ddd
JY		 931 }
932}
933
49ce9c2c 934/**
43250ddd
JY		 935 * atl1c_free_ring_resources - Free Tx / RX descriptor Resources
936 * @adapter: board private structure
937 *
938 * Free all transmit software resources
939 */
940static void atl1c_free_ring_resources(struct atl1c_adapter *adapter)
941{
942 struct pci_dev *pdev = adapter->pdev;
943
944 pci_free_consistent(pdev, adapter->ring_header.size,
945 adapter->ring_header.desc,
946 adapter->ring_header.dma);
947 adapter->ring_header.desc = NULL;
948
949 /* Note: just free tdp_ring.buffer_info,
950 * it contain rfd_ring.buffer_info, do not double free */
951 if (adapter->tpd_ring[0].buffer_info) {
952 kfree(adapter->tpd_ring[0].buffer_info);
953 adapter->tpd_ring[0].buffer_info = NULL;
954 }
955}
956
49ce9c2c 957/**
43250ddd
JY		 958 * atl1c_setup_mem_resources - allocate Tx / RX descriptor resources
959 * @adapter: board private structure
960 *
961 * Return 0 on success, negative on failure
962 */
963static int atl1c_setup_ring_resources(struct atl1c_adapter *adapter)
964{
965 struct pci_dev *pdev = adapter->pdev;
966 struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
9f1fd0ef
HX		 967 struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
968 struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
43250ddd 969 struct atl1c_ring_header *ring_header = &adapter->ring_header;
43250ddd
JY		 970 int size;
971 int i;
972 int count = 0;
973 int rx_desc_count = 0;
974 u32 offset = 0;
975
9f1fd0ef 976 rrd_ring->count = rfd_ring->count;
43250ddd
JY		 977 for (i = 1; i < AT_MAX_TRANSMIT_QUEUE; i++)
978 tpd_ring[i].count = tpd_ring[0].count;
979
43250ddd
JY		 980 /* 2 tpd queue, one high priority queue,
981 * another normal priority queue */
982 size = sizeof(struct atl1c_buffer) * (tpd_ring->count * 2 +
9f1fd0ef 983 rfd_ring->count);
43250ddd
JY		 984 tpd_ring->buffer_info = kzalloc(size, GFP_KERNEL);
985 if (unlikely(!tpd_ring->buffer_info)) {
986 dev_err(&pdev->dev, "kzalloc failed, size = %d\n",
987 size);
988 goto err_nomem;
989 }
990 for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
991 tpd_ring[i].buffer_info =
64699336 992 (tpd_ring->buffer_info + count);
43250ddd
JY		 993 count += tpd_ring[i].count;
994 }
995
9f1fd0ef 996 rfd_ring->buffer_info =
64699336 997 (tpd_ring->buffer_info + count);
9f1fd0ef
HX		 998 count += rfd_ring->count;
999 rx_desc_count += rfd_ring->count;
1000
43250ddd
JY		 1001 /*
1002 * real ring DMA buffer
1003 * each ring/block may need up to 8 bytes for alignment, hence the
1004 * additional bytes tacked onto the end.
1005 */
1006 ring_header->size = size =
1007 sizeof(struct atl1c_tpd_desc) * tpd_ring->count * 2 +
1008 sizeof(struct atl1c_rx_free_desc) * rx_desc_count +
1009 sizeof(struct atl1c_recv_ret_status) * rx_desc_count +
8d5c6836 1010 8 * 4;
43250ddd
JY		 1011
1012 ring_header->desc = pci_alloc_consistent(pdev, ring_header->size,
1013 &ring_header->dma);
1014 if (unlikely(!ring_header->desc)) {
1015 dev_err(&pdev->dev, "pci_alloc_consistend failed\n");
1016 goto err_nomem;
1017 }
1018 memset(ring_header->desc, 0, ring_header->size);
1019 /* init TPD ring */
1020
1021 tpd_ring[0].dma = roundup(ring_header->dma, 8);
1022 offset = tpd_ring[0].dma - ring_header->dma;
1023 for (i = 0; i < AT_MAX_TRANSMIT_QUEUE; i++) {
1024 tpd_ring[i].dma = ring_header->dma + offset;
1025 tpd_ring[i].desc = (u8 *) ring_header->desc + offset;
1026 tpd_ring[i].size =
1027 sizeof(struct atl1c_tpd_desc) * tpd_ring[i].count;
1028 offset += roundup(tpd_ring[i].size, 8);
1029 }
1030 /* init RFD ring */
9f1fd0ef
HX		 1031 rfd_ring->dma = ring_header->dma + offset;
1032 rfd_ring->desc = (u8 *) ring_header->desc + offset;
1033 rfd_ring->size = sizeof(struct atl1c_rx_free_desc) * rfd_ring->count;
1034 offset += roundup(rfd_ring->size, 8);
43250ddd
JY		 1035
1036 /* init RRD ring */
9f1fd0ef
HX		 1037 rrd_ring->dma = ring_header->dma + offset;
1038 rrd_ring->desc = (u8 *) ring_header->desc + offset;
1039 rrd_ring->size = sizeof(struct atl1c_recv_ret_status) *
1040 rrd_ring->count;
1041 offset += roundup(rrd_ring->size, 8);
43250ddd 1042
43250ddd
JY		 1043 return 0;
1044
1045err_nomem:
1046 kfree(tpd_ring->buffer_info);
1047 return -ENOMEM;
1048}
1049
1050static void atl1c_configure_des_ring(struct atl1c_adapter *adapter)
1051{
1052 struct atl1c_hw *hw = &adapter->hw;
9f1fd0ef
HX		 1053 struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
1054 struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
43250ddd
JY		 1055 struct atl1c_tpd_ring *tpd_ring = (struct atl1c_tpd_ring *)
1056 adapter->tpd_ring;
43250ddd
JY		 1057
1058 /* TPD */
1059 AT_WRITE_REG(hw, REG_TX_BASE_ADDR_HI,
1060 (u32)((tpd_ring[atl1c_trans_normal].dma &
1061 AT_DMA_HI_ADDR_MASK) >> 32));
1062 /* just enable normal priority TX queue */
0af48336 1063 AT_WRITE_REG(hw, REG_TPD_PRI0_ADDR_LO,
43250ddd
JY		 1064 (u32)(tpd_ring[atl1c_trans_normal].dma &
1065 AT_DMA_LO_ADDR_MASK));
0af48336 1066 AT_WRITE_REG(hw, REG_TPD_PRI1_ADDR_LO,
43250ddd
JY		 1067 (u32)(tpd_ring[atl1c_trans_high].dma &
1068 AT_DMA_LO_ADDR_MASK));
1069 AT_WRITE_REG(hw, REG_TPD_RING_SIZE,
1070 (u32)(tpd_ring[0].count & TPD_RING_SIZE_MASK));
1071
1072
1073 /* RFD */
1074 AT_WRITE_REG(hw, REG_RX_BASE_ADDR_HI,
9f1fd0ef
HX		 1075 (u32)((rfd_ring->dma & AT_DMA_HI_ADDR_MASK) >> 32));
1076 AT_WRITE_REG(hw, REG_RFD0_HEAD_ADDR_LO,
1077 (u32)(rfd_ring->dma & AT_DMA_LO_ADDR_MASK));
43250ddd
JY		 1078
1079 AT_WRITE_REG(hw, REG_RFD_RING_SIZE,
9f1fd0ef 1080 rfd_ring->count & RFD_RING_SIZE_MASK);
43250ddd
JY		 1081 AT_WRITE_REG(hw, REG_RX_BUF_SIZE,
1082 adapter->rx_buffer_len & RX_BUF_SIZE_MASK);
1083
1084 /* RRD */
9f1fd0ef
HX		 1085 AT_WRITE_REG(hw, REG_RRD0_HEAD_ADDR_LO,
1086 (u32)(rrd_ring->dma & AT_DMA_LO_ADDR_MASK));
43250ddd 1087 AT_WRITE_REG(hw, REG_RRD_RING_SIZE,
9f1fd0ef 1088 (rrd_ring->count & RRD_RING_SIZE_MASK));
43250ddd 1089
8f574b35
JY		 1090 if (hw->nic_type == athr_l2c_b) {
1091 AT_WRITE_REG(hw, REG_SRAM_RXF_LEN, 0x02a0L);
1092 AT_WRITE_REG(hw, REG_SRAM_TXF_LEN, 0x0100L);
1093 AT_WRITE_REG(hw, REG_SRAM_RXF_ADDR, 0x029f0000L);
1094 AT_WRITE_REG(hw, REG_SRAM_RFD0_INFO, 0x02bf02a0L);
1095 AT_WRITE_REG(hw, REG_SRAM_TXF_ADDR, 0x03bf02c0L);
1096 AT_WRITE_REG(hw, REG_SRAM_TRD_ADDR, 0x03df03c0L);
1097 AT_WRITE_REG(hw, REG_TXF_WATER_MARK, 0); /* TX watermark, to enter l1 state.*/
1098 AT_WRITE_REG(hw, REG_RXD_DMA_CTRL, 0); /* RXD threshold.*/
1099 }
43250ddd
JY		 1100 /* Load all of base address above */
1101 AT_WRITE_REG(hw, REG_LOAD_PTR, 1);
1102}
1103
1104static void atl1c_configure_tx(struct atl1c_adapter *adapter)
1105{
1106 struct atl1c_hw *hw = &adapter->hw;
59e26eff 1107 int max_pay_load;
43250ddd
JY		 1108 u16 tx_offload_thresh;
1109 u32 txq_ctrl_data;
43250ddd 1110
c08b9b2a 1111 tx_offload_thresh = MAX_TSO_FRAME_SIZE;
43250ddd
JY		 1112 AT_WRITE_REG(hw, REG_TX_TSO_OFFLOAD_THRESH,
1113 (tx_offload_thresh >> 3) & TX_TSO_OFFLOAD_THRESH_MASK);
59e26eff 1114 max_pay_load = pcie_get_readrq(adapter->pdev) >> 8;
81b504b8 1115 hw->dmar_block = min_t(u32, max_pay_load, hw->dmar_block);
59e26eff
HX		 1116 /*
1117 * if BIOS had changed the dam-read-max-length to an invalid value,
1118 * restore it to default value
1119 */
1120 if (hw->dmar_block < DEVICE_CTRL_MAXRRS_MIN) {
1121 pcie_set_readrq(adapter->pdev, 128 << DEVICE_CTRL_MAXRRS_MIN);
1122 hw->dmar_block = DEVICE_CTRL_MAXRRS_MIN;
1123 }
c24588af
HX		 1124 txq_ctrl_data =
1125 hw->nic_type == athr_l2c_b || hw->nic_type == athr_l2c_b2 ?
1126 L2CB_TXQ_CFGV : L1C_TXQ_CFGV;
43250ddd
JY		 1127
1128 AT_WRITE_REG(hw, REG_TXQ_CTRL, txq_ctrl_data);
1129}
1130
1131static void atl1c_configure_rx(struct atl1c_adapter *adapter)
1132{
1133 struct atl1c_hw *hw = &adapter->hw;
1134 u32 rxq_ctrl_data;
1135
1136 rxq_ctrl_data = (hw->rfd_burst & RXQ_RFD_BURST_NUM_MASK) <<
1137 RXQ_RFD_BURST_NUM_SHIFT;
1138
1139 if (hw->ctrl_flags & ATL1C_RX_IPV6_CHKSUM)
1140 rxq_ctrl_data |= IPV6_CHKSUM_CTRL_EN;
9f1fd0ef 1141
9c528218
HX		 1142 /* aspm for gigabit */
1143 if (hw->nic_type != athr_l1d_2 && (hw->device_id & 1) != 0)
1144 rxq_ctrl_data = FIELD_SETX(rxq_ctrl_data, ASPM_THRUPUT_LIMIT,
1145 ASPM_THRUPUT_LIMIT_100M);
43250ddd
JY		 1146
1147 AT_WRITE_REG(hw, REG_RXQ_CTRL, rxq_ctrl_data);
1148}
1149
43250ddd
JY		 1150static void atl1c_configure_dma(struct atl1c_adapter *adapter)
1151{
1152 struct atl1c_hw *hw = &adapter->hw;
1153 u32 dma_ctrl_data;
1154
37bfccb5
HX		 1155 dma_ctrl_data = FIELDX(DMA_CTRL_RORDER_MODE, DMA_CTRL_RORDER_MODE_OUT) |
1156 DMA_CTRL_RREQ_PRI_DATA |
1157 FIELDX(DMA_CTRL_RREQ_BLEN, hw->dmar_block) |
1158 FIELDX(DMA_CTRL_WDLY_CNT, DMA_CTRL_WDLY_CNT_DEF) |
1159 FIELDX(DMA_CTRL_RDLY_CNT, DMA_CTRL_RDLY_CNT_DEF);
43250ddd
JY		 1160
1161 AT_WRITE_REG(hw, REG_DMA_CTRL, dma_ctrl_data);
1162}
1163
1164/*
1165 * Stop the mac, transmit and receive units
1166 * hw - Struct containing variables accessed by shared code
1167 * return : 0 or idle status (if error)
1168 */
1169static int atl1c_stop_mac(struct atl1c_hw *hw)
1170{
1171 u32 data;
43250ddd
JY		 1172
1173 AT_READ_REG(hw, REG_RXQ_CTRL, &data);
027392c2 1174 data &= ~RXQ_CTRL_EN;
43250ddd
JY		 1175 AT_WRITE_REG(hw, REG_RXQ_CTRL, data);
1176
1177 AT_READ_REG(hw, REG_TXQ_CTRL, &data);
1178 data &= ~TXQ_CTRL_EN;
0cbec61c 1179 AT_WRITE_REG(hw, REG_TXQ_CTRL, data);
43250ddd 1180
969a7ee2 1181 atl1c_wait_until_idle(hw, IDLE_STATUS_RXQ_BUSY | IDLE_STATUS_TXQ_BUSY);
43250ddd
JY		 1182
1183 AT_READ_REG(hw, REG_MAC_CTRL, &data);
1184 data &= ~(MAC_CTRL_TX_EN | MAC_CTRL_RX_EN);
1185 AT_WRITE_REG(hw, REG_MAC_CTRL, data);
1186
969a7ee2
HX		 1187 return (int)atl1c_wait_until_idle(hw,
1188 IDLE_STATUS_TXMAC_BUSY | IDLE_STATUS_RXMAC_BUSY);
43250ddd
JY		 1189}
1190
25456e5c 1191static void atl1c_start_mac(struct atl1c_adapter *adapter)
43250ddd 1192{
25456e5c
HX		 1193 struct atl1c_hw *hw = &adapter->hw;
1194 u32 mac, txq, rxq;
1195
1196 hw->mac_duplex = adapter->link_duplex == FULL_DUPLEX ? true : false;
1197 hw->mac_speed = adapter->link_speed == SPEED_1000 ?
1198 atl1c_mac_speed_1000 : atl1c_mac_speed_10_100;
1199
1200 AT_READ_REG(hw, REG_TXQ_CTRL, &txq);
1201 AT_READ_REG(hw, REG_RXQ_CTRL, &rxq);
1202 AT_READ_REG(hw, REG_MAC_CTRL, &mac);
1203
1204 txq |= TXQ_CTRL_EN;
1205 rxq |= RXQ_CTRL_EN;
1206 mac |= MAC_CTRL_TX_EN | MAC_CTRL_TX_FLOW |
1207 MAC_CTRL_RX_EN | MAC_CTRL_RX_FLOW |
1208 MAC_CTRL_ADD_CRC | MAC_CTRL_PAD |
1209 MAC_CTRL_BC_EN | MAC_CTRL_SINGLE_PAUSE_EN |
1210 MAC_CTRL_HASH_ALG_CRC32;
1211 if (hw->mac_duplex)
1212 mac |= MAC_CTRL_DUPLX;
1213 else
1214 mac &= ~MAC_CTRL_DUPLX;
1215 mac = FIELD_SETX(mac, MAC_CTRL_SPEED, hw->mac_speed);
1216 mac = FIELD_SETX(mac, MAC_CTRL_PRMLEN, hw->preamble_len);
43250ddd 1217
25456e5c
HX		 1218 AT_WRITE_REG(hw, REG_TXQ_CTRL, txq);
1219 AT_WRITE_REG(hw, REG_RXQ_CTRL, rxq);
1220 AT_WRITE_REG(hw, REG_MAC_CTRL, mac);
43250ddd
JY		 1221}
1222
1223/*
1224 * Reset the transmit and receive units; mask and clear all interrupts.
1225 * hw - Struct containing variables accessed by shared code
1226 * return : 0 or idle status (if error)
1227 */
1228static int atl1c_reset_mac(struct atl1c_hw *hw)
1229{
64699336 1230 struct atl1c_adapter *adapter = hw->adapter;
43250ddd 1231 struct pci_dev *pdev = adapter->pdev;
7737fd96 1232 u32 ctrl_data = 0;
43250ddd 1233
8f574b35 1234 atl1c_stop_mac(hw);
43250ddd
JY		 1235 /*
1236 * Issue Soft Reset to the MAC. This will reset the chip's
1237 * transmit, receive, DMA. It will not effect
1238 * the current PCI configuration. The global reset bit is self-
1239 * clearing, and should clear within a microsecond.
1240 */
7737fd96
HX		 1241 AT_READ_REG(hw, REG_MASTER_CTRL, &ctrl_data);
1242 ctrl_data |= MASTER_CTRL_OOB_DIS;
1243 AT_WRITE_REG(hw, REG_MASTER_CTRL, ctrl_data | MASTER_CTRL_SOFT_RST);
8f574b35 1244
43250ddd
JY		 1245 AT_WRITE_FLUSH(hw);
1246 msleep(10);
1247 /* Wait at least 10ms for All module to be Idle */
c930a662 1248
969a7ee2 1249 if (atl1c_wait_until_idle(hw, IDLE_STATUS_MASK)) {
43250ddd 1250 dev_err(&pdev->dev,
c930a662 1251 "MAC state machine can't be idle since"
43250ddd
JY		 1252 " disabled for 10ms second\n");
1253 return -1;
1254 }
7737fd96
HX		 1255 AT_WRITE_REG(hw, REG_MASTER_CTRL, ctrl_data);
1256
1257 /* driver control speed/duplex */
1258 AT_READ_REG(hw, REG_MAC_CTRL, &ctrl_data);
1259 AT_WRITE_REG(hw, REG_MAC_CTRL, ctrl_data | MAC_CTRL_SPEED_MODE_SW);
1260
1261 /* clk switch setting */
1262 AT_READ_REG(hw, REG_SERDES, &ctrl_data);
1263 switch (hw->nic_type) {
1264 case athr_l2c_b:
1265 ctrl_data &= ~(SERDES_PHY_CLK_SLOWDOWN |
1266 SERDES_MAC_CLK_SLOWDOWN);
1267 AT_WRITE_REG(hw, REG_SERDES, ctrl_data);
1268 break;
1269 case athr_l2c_b2:
1270 case athr_l1d_2:
1271 ctrl_data |= SERDES_PHY_CLK_SLOWDOWN | SERDES_MAC_CLK_SLOWDOWN;
1272 AT_WRITE_REG(hw, REG_SERDES, ctrl_data);
1273 break;
1274 default:
1275 break;
1276 }
ebe22ed9 1277
43250ddd
JY		 1278 return 0;
1279}
1280
1281static void atl1c_disable_l0s_l1(struct atl1c_hw *hw)
1282{
024e1e4d 1283 u16 ctrl_flags = hw->ctrl_flags;
43250ddd 1284
024e1e4d
HX		 1285 hw->ctrl_flags &= ~(ATL1C_ASPM_L0S_SUPPORT | ATL1C_ASPM_L1_SUPPORT);
1286 atl1c_set_aspm(hw, SPEED_0);
1287 hw->ctrl_flags = ctrl_flags;
43250ddd
JY		 1288}
1289
1290/*
1291 * Set ASPM state.
1292 * Enable/disable L0s/L1 depend on link state.
1293 */
024e1e4d 1294static void atl1c_set_aspm(struct atl1c_hw *hw, u16 link_speed)
43250ddd
JY		 1295{
1296 u32 pm_ctrl_data;
024e1e4d 1297 u32 link_l1_timer;
43250ddd
JY		 1298
1299 AT_READ_REG(hw, REG_PM_CTRL, &pm_ctrl_data);
024e1e4d
HX		 1300 pm_ctrl_data &= ~(PM_CTRL_ASPM_L1_EN |
1301 PM_CTRL_ASPM_L0S_EN |
1302 PM_CTRL_MAC_ASPM_CHK);
1303 /* L1 timer */
1304 if (hw->nic_type == athr_l2c_b2 || hw->nic_type == athr_l1d_2) {
1305 pm_ctrl_data &= ~PMCTRL_TXL1_AFTER_L0S;
1306 link_l1_timer =
1307 link_speed == SPEED_1000 || link_speed == SPEED_100 ?
1308 L1D_PMCTRL_L1_ENTRY_TM_16US : 1;
1309 pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
1310 L1D_PMCTRL_L1_ENTRY_TM, link_l1_timer);
1311 } else {
1312 link_l1_timer = hw->nic_type == athr_l2c_b ?
1313 L2CB1_PM_CTRL_L1_ENTRY_TM : L1C_PM_CTRL_L1_ENTRY_TM;
1314 if (link_speed != SPEED_1000 && link_speed != SPEED_100)
1315 link_l1_timer = 1;
1316 pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
1317 PM_CTRL_L1_ENTRY_TIMER, link_l1_timer);
1318 }
496c185c 1319
024e1e4d 1320 /* L0S/L1 enable */
4fc36352 1321 if ((hw->ctrl_flags & ATL1C_ASPM_L0S_SUPPORT) && link_speed != SPEED_0)
024e1e4d
HX		 1322 pm_ctrl_data |= PM_CTRL_ASPM_L0S_EN | PM_CTRL_MAC_ASPM_CHK;
1323 if (hw->ctrl_flags & ATL1C_ASPM_L1_SUPPORT)
1324 pm_ctrl_data |= PM_CTRL_ASPM_L1_EN | PM_CTRL_MAC_ASPM_CHK;
496c185c 1325
024e1e4d 1326 /* l2cb & l1d & l2cb2 & l1d2 */
8f574b35 1327 if (hw->nic_type == athr_l2c_b || hw->nic_type == athr_l1d ||
024e1e4d
HX		 1328 hw->nic_type == athr_l2c_b2 || hw->nic_type == athr_l1d_2) {
1329 pm_ctrl_data = FIELD_SETX(pm_ctrl_data,
1330 PM_CTRL_PM_REQ_TIMER, PM_CTRL_PM_REQ_TO_DEF);
1331 pm_ctrl_data |= PM_CTRL_RCVR_WT_TIMER |
1332 PM_CTRL_SERDES_PD_EX_L1 |
1333 PM_CTRL_CLK_SWH_L1;
1334 pm_ctrl_data &= ~(PM_CTRL_SERDES_L1_EN |
1335 PM_CTRL_SERDES_PLL_L1_EN |
1336 PM_CTRL_SERDES_BUFS_RX_L1_EN |
1337 PM_CTRL_SA_DLY_EN |
1338 PM_CTRL_HOTRST);
1339 /* disable l0s if link down or l2cb */
1340 if (link_speed == SPEED_0 || hw->nic_type == athr_l2c_b)
496c185c 1341 pm_ctrl_data &= ~PM_CTRL_ASPM_L0S_EN;
024e1e4d
HX		 1342 } else { /* l1c */
1343 pm_ctrl_data =
1344 FIELD_SETX(pm_ctrl_data, PM_CTRL_L1_ENTRY_TIMER, 0);
1345 if (link_speed != SPEED_0) {
1346 pm_ctrl_data |= PM_CTRL_SERDES_L1_EN |
1347 PM_CTRL_SERDES_PLL_L1_EN |
1348 PM_CTRL_SERDES_BUFS_RX_L1_EN;
1349 pm_ctrl_data &= ~(PM_CTRL_SERDES_PD_EX_L1 |
1350 PM_CTRL_CLK_SWH_L1 |
1351 PM_CTRL_ASPM_L0S_EN |
1352 PM_CTRL_ASPM_L1_EN);
1353 } else { /* link down */
1354 pm_ctrl_data |= PM_CTRL_CLK_SWH_L1;
1355 pm_ctrl_data &= ~(PM_CTRL_SERDES_L1_EN |
1356 PM_CTRL_SERDES_PLL_L1_EN |
1357 PM_CTRL_SERDES_BUFS_RX_L1_EN |
1358 PM_CTRL_ASPM_L0S_EN);
8f574b35 1359 }
43250ddd 1360 }
43250ddd 1361 AT_WRITE_REG(hw, REG_PM_CTRL, pm_ctrl_data);
8f574b35
JY		 1362
1363 return;
43250ddd
JY		 1364}
1365
49ce9c2c 1366/**
43250ddd
JY		 1367 * atl1c_configure - Configure Transmit&Receive Unit after Reset
1368 * @adapter: board private structure
1369 *
1370 * Configure the Tx /Rx unit of the MAC after a reset.
1371 */
5e5c0964 1372static int atl1c_configure_mac(struct atl1c_adapter *adapter)
43250ddd
JY		 1373{
1374 struct atl1c_hw *hw = &adapter->hw;
1375 u32 master_ctrl_data = 0;
1376 u32 intr_modrt_data;
8f574b35 1377 u32 data;
43250ddd 1378
ebe22ed9
HX		 1379 AT_READ_REG(hw, REG_MASTER_CTRL, &master_ctrl_data);
1380 master_ctrl_data &= ~(MASTER_CTRL_TX_ITIMER_EN |
1381 MASTER_CTRL_RX_ITIMER_EN |
1382 MASTER_CTRL_INT_RDCLR);
43250ddd
JY		 1383 /* clear interrupt status */
1384 AT_WRITE_REG(hw, REG_ISR, 0xFFFFFFFF);
1385 /* Clear any WOL status */
1386 AT_WRITE_REG(hw, REG_WOL_CTRL, 0);
1387 /* set Interrupt Clear Timer
1388 * HW will enable self to assert interrupt event to system after
1389 * waiting x-time for software to notify it accept interrupt.
1390 */
8f574b35
JY		 1391
1392 data = CLK_GATING_EN_ALL;
1393 if (hw->ctrl_flags & ATL1C_CLK_GATING_EN) {
1394 if (hw->nic_type == athr_l2c_b)
1395 data &= ~CLK_GATING_RXMAC_EN;
1396 } else
1397 data = 0;
1398 AT_WRITE_REG(hw, REG_CLK_GATING_CTRL, data);
1399
43250ddd
JY		 1400 AT_WRITE_REG(hw, REG_INT_RETRIG_TIMER,
1401 hw->ict & INT_RETRIG_TIMER_MASK);
1402
1403 atl1c_configure_des_ring(adapter);
1404
1405 if (hw->ctrl_flags & ATL1C_INTR_MODRT_ENABLE) {
1406 intr_modrt_data = (hw->tx_imt & IRQ_MODRT_TIMER_MASK) <<
1407 IRQ_MODRT_TX_TIMER_SHIFT;
1408 intr_modrt_data |= (hw->rx_imt & IRQ_MODRT_TIMER_MASK) <<
1409 IRQ_MODRT_RX_TIMER_SHIFT;
1410 AT_WRITE_REG(hw, REG_IRQ_MODRT_TIMER_INIT, intr_modrt_data);
1411 master_ctrl_data |=
1412 MASTER_CTRL_TX_ITIMER_EN | MASTER_CTRL_RX_ITIMER_EN;
1413 }
1414
1415 if (hw->ctrl_flags & ATL1C_INTR_CLEAR_ON_READ)
1416 master_ctrl_data |= MASTER_CTRL_INT_RDCLR;
1417
8f574b35 1418 master_ctrl_data |= MASTER_CTRL_SA_TIMER_EN;
43250ddd
JY		 1419 AT_WRITE_REG(hw, REG_MASTER_CTRL, master_ctrl_data);
1420
8d5c6836
HX		 1421 AT_WRITE_REG(hw, REG_SMB_STAT_TIMER,
1422 hw->smb_timer & SMB_STAT_TIMER_MASK);
43250ddd 1423
43250ddd
JY		 1424 /* set MTU */
1425 AT_WRITE_REG(hw, REG_MTU, hw->max_frame_size + ETH_HLEN +
1426 VLAN_HLEN + ETH_FCS_LEN);
43250ddd
JY		 1427
1428 atl1c_configure_tx(adapter);
1429 atl1c_configure_rx(adapter);
43250ddd
JY		 1430 atl1c_configure_dma(adapter);
1431
1432 return 0;
1433}
1434
5e5c0964
HX		 1435static int atl1c_configure(struct atl1c_adapter *adapter)
1436{
1437 struct net_device *netdev = adapter->netdev;
1438 int num;
1439
1440 atl1c_init_ring_ptrs(adapter);
1441 atl1c_set_multi(netdev);
1442 atl1c_restore_vlan(adapter);
1443
1444 num = atl1c_alloc_rx_buffer(adapter);
1445 if (unlikely(num == 0))
1446 return -ENOMEM;
1447
1448 if (atl1c_configure_mac(adapter))
1449 return -EIO;
1450
1451 return 0;
1452}
1453
43250ddd
JY		 1454static void atl1c_update_hw_stats(struct atl1c_adapter *adapter)
1455{
1456 u16 hw_reg_addr = 0;
1457 unsigned long *stats_item = NULL;
1458 u32 data;
1459
1460 /* update rx status */
1461 hw_reg_addr = REG_MAC_RX_STATUS_BIN;
1462 stats_item = &adapter->hw_stats.rx_ok;
1463 while (hw_reg_addr <= REG_MAC_RX_STATUS_END) {
1464 AT_READ_REG(&adapter->hw, hw_reg_addr, &data);
1465 *stats_item += data;
1466 stats_item++;
1467 hw_reg_addr += 4;
1468 }
1469/* update tx status */
1470 hw_reg_addr = REG_MAC_TX_STATUS_BIN;
1471 stats_item = &adapter->hw_stats.tx_ok;
1472 while (hw_reg_addr <= REG_MAC_TX_STATUS_END) {
1473 AT_READ_REG(&adapter->hw, hw_reg_addr, &data);
1474 *stats_item += data;
1475 stats_item++;
1476 hw_reg_addr += 4;
1477 }
1478}
1479
49ce9c2c 1480/**
43250ddd
JY		 1481 * atl1c_get_stats - Get System Network Statistics
1482 * @netdev: network interface device structure
1483 *
1484 * Returns the address of the device statistics structure.
1485 * The statistics are actually updated from the timer callback.
1486 */
1487static struct net_device_stats *atl1c_get_stats(struct net_device *netdev)
1488{
1489 struct atl1c_adapter *adapter = netdev_priv(netdev);
1490 struct atl1c_hw_stats *hw_stats = &adapter->hw_stats;
a2c483a1 1491 struct net_device_stats *net_stats = &netdev->stats;
43250ddd
JY		 1492
1493 atl1c_update_hw_stats(adapter);
1494 net_stats->rx_packets = hw_stats->rx_ok;
1495 net_stats->tx_packets = hw_stats->tx_ok;
1496 net_stats->rx_bytes = hw_stats->rx_byte_cnt;
1497 net_stats->tx_bytes = hw_stats->tx_byte_cnt;
1498 net_stats->multicast = hw_stats->rx_mcast;
1499 net_stats->collisions = hw_stats->tx_1_col +
1500 hw_stats->tx_2_col * 2 +
1501 hw_stats->tx_late_col + hw_stats->tx_abort_col;
1502 net_stats->rx_errors = hw_stats->rx_frag + hw_stats->rx_fcs_err +
1503 hw_stats->rx_len_err + hw_stats->rx_sz_ov +
1504 hw_stats->rx_rrd_ov + hw_stats->rx_align_err;
1505 net_stats->rx_fifo_errors = hw_stats->rx_rxf_ov;
1506 net_stats->rx_length_errors = hw_stats->rx_len_err;
1507 net_stats->rx_crc_errors = hw_stats->rx_fcs_err;
1508 net_stats->rx_frame_errors = hw_stats->rx_align_err;
1509 net_stats->rx_over_errors = hw_stats->rx_rrd_ov + hw_stats->rx_rxf_ov;
1510
1511 net_stats->rx_missed_errors = hw_stats->rx_rrd_ov + hw_stats->rx_rxf_ov;
1512
1513 net_stats->tx_errors = hw_stats->tx_late_col + hw_stats->tx_abort_col +
1514 hw_stats->tx_underrun + hw_stats->tx_trunc;
1515 net_stats->tx_fifo_errors = hw_stats->tx_underrun;
1516 net_stats->tx_aborted_errors = hw_stats->tx_abort_col;
1517 net_stats->tx_window_errors = hw_stats->tx_late_col;
1518
a2c483a1 1519 return net_stats;
43250ddd
JY		 1520}
1521
1522static inline void atl1c_clear_phy_int(struct atl1c_adapter *adapter)
1523{
1524 u16 phy_data;
1525
1526 spin_lock(&adapter->mdio_lock);
1527 atl1c_read_phy_reg(&adapter->hw, MII_ISR, &phy_data);
1528 spin_unlock(&adapter->mdio_lock);
1529}
1530
1531static bool atl1c_clean_tx_irq(struct atl1c_adapter *adapter,
1532 enum atl1c_trans_queue type)
1533{
64699336 1534 struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
43250ddd 1535 struct atl1c_buffer *buffer_info;
c6060be4 1536 struct pci_dev *pdev = adapter->pdev;
43250ddd
JY		 1537 u16 next_to_clean = atomic_read(&tpd_ring->next_to_clean);
1538 u16 hw_next_to_clean;
0af48336 1539 u16 reg;
43250ddd 1540
0af48336 1541 reg = type == atl1c_trans_high ? REG_TPD_PRI1_CIDX : REG_TPD_PRI0_CIDX;
43250ddd 1542
0af48336 1543 AT_READ_REGW(&adapter->hw, reg, &hw_next_to_clean);
43250ddd
JY		 1544
1545 while (next_to_clean != hw_next_to_clean) {
1546 buffer_info = &tpd_ring->buffer_info[next_to_clean];
c6060be4 1547 atl1c_clean_buffer(pdev, buffer_info, 1);
43250ddd
JY		 1548 if (++next_to_clean == tpd_ring->count)
1549 next_to_clean = 0;
1550 atomic_set(&tpd_ring->next_to_clean, next_to_clean);
1551 }
1552
1553 if (netif_queue_stopped(adapter->netdev) &&
1554 netif_carrier_ok(adapter->netdev)) {
1555 netif_wake_queue(adapter->netdev);
1556 }
1557
1558 return true;
1559}
1560
49ce9c2c 1561/**
43250ddd
JY		 1562 * atl1c_intr - Interrupt Handler
1563 * @irq: interrupt number
1564 * @data: pointer to a network interface device structure
43250ddd
JY		 1565 */
1566static irqreturn_t atl1c_intr(int irq, void *data)
1567{
1568 struct net_device *netdev = data;
1569 struct atl1c_adapter *adapter = netdev_priv(netdev);
1570 struct pci_dev *pdev = adapter->pdev;
1571 struct atl1c_hw *hw = &adapter->hw;
1572 int max_ints = AT_MAX_INT_WORK;
1573 int handled = IRQ_NONE;
1574 u32 status;
1575 u32 reg_data;
1576
1577 do {
1578 AT_READ_REG(hw, REG_ISR, &reg_data);
1579 status = reg_data & hw->intr_mask;
1580
1581 if (status == 0 || (status & ISR_DIS_INT) != 0) {
1582 if (max_ints != AT_MAX_INT_WORK)
1583 handled = IRQ_HANDLED;
1584 break;
1585 }
1586 /* link event */
1587 if (status & ISR_GPHY)
1588 atl1c_clear_phy_int(adapter);
1589 /* Ack ISR */
1590 AT_WRITE_REG(hw, REG_ISR, status | ISR_DIS_INT);
1591 if (status & ISR_RX_PKT) {
1592 if (likely(napi_schedule_prep(&adapter->napi))) {
1593 hw->intr_mask &= ~ISR_RX_PKT;
1594 AT_WRITE_REG(hw, REG_IMR, hw->intr_mask);
1595 __napi_schedule(&adapter->napi);
1596 }
1597 }
1598 if (status & ISR_TX_PKT)
1599 atl1c_clean_tx_irq(adapter, atl1c_trans_normal);
1600
1601 handled = IRQ_HANDLED;
1602 /* check if PCIE PHY Link down */
1603 if (status & ISR_ERROR) {
1604 if (netif_msg_hw(adapter))
1605 dev_err(&pdev->dev,
1606 "atl1c hardware error (status = 0x%x)\n",
1607 status & ISR_ERROR);
1608 /* reset MAC */
78315457 1609 set_bit(ATL1C_WORK_EVENT_RESET, &adapter->work_event);
cb190546 1610 schedule_work(&adapter->common_task);
8f574b35 1611 return IRQ_HANDLED;
43250ddd
JY		 1612 }
1613
1614 if (status & ISR_OVER)
1615 if (netif_msg_intr(adapter))
1616 dev_warn(&pdev->dev,
af901ca1 1617 "TX/RX overflow (status = 0x%x)\n",
43250ddd
JY		 1618 status & ISR_OVER);
1619
1620 /* link event */
1621 if (status & (ISR_GPHY | ISR_MANUAL)) {
a2c483a1 1622 netdev->stats.tx_carrier_errors++;
43250ddd
JY		 1623 atl1c_link_chg_event(adapter);
1624 break;
1625 }
1626
1627 } while (--max_ints > 0);
1628 /* re-enable Interrupt*/
1629 AT_WRITE_REG(&adapter->hw, REG_ISR, 0);
1630 return handled;
1631}
1632
1633static inline void atl1c_rx_checksum(struct atl1c_adapter *adapter,
1634 struct sk_buff *skb, struct atl1c_recv_ret_status *prrs)
1635{
1636 /*
1637 * The pid field in RRS in not correct sometimes, so we
1638 * cannot figure out if the packet is fragmented or not,
1639 * so we tell the KERNEL CHECKSUM_NONE
1640 */
bc8acf2c 1641 skb_checksum_none_assert(skb);
43250ddd
JY		 1642}
1643
9f1fd0ef 1644static int atl1c_alloc_rx_buffer(struct atl1c_adapter *adapter)
43250ddd 1645{
9f1fd0ef 1646 struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
43250ddd
JY		 1647 struct pci_dev *pdev = adapter->pdev;
1648 struct atl1c_buffer *buffer_info, *next_info;
1649 struct sk_buff *skb;
1650 void *vir_addr = NULL;
1651 u16 num_alloc = 0;
1652 u16 rfd_next_to_use, next_next;
1653 struct atl1c_rx_free_desc *rfd_desc;
1654
1655 next_next = rfd_next_to_use = rfd_ring->next_to_use;
1656 if (++next_next == rfd_ring->count)
1657 next_next = 0;
1658 buffer_info = &rfd_ring->buffer_info[rfd_next_to_use];
1659 next_info = &rfd_ring->buffer_info[next_next];
1660
c6060be4 1661 while (next_info->flags & ATL1C_BUFFER_FREE) {
43250ddd
JY		 1662 rfd_desc = ATL1C_RFD_DESC(rfd_ring, rfd_next_to_use);
1663
1d266430 1664 skb = netdev_alloc_skb(adapter->netdev, adapter->rx_buffer_len);
43250ddd
JY		 1665 if (unlikely(!skb)) {
1666 if (netif_msg_rx_err(adapter))
1667 dev_warn(&pdev->dev, "alloc rx buffer failed\n");
1668 break;
1669 }
1670
1671 /*
1672 * Make buffer alignment 2 beyond a 16 byte boundary
1673 * this will result in a 16 byte aligned IP header after
1674 * the 14 byte MAC header is removed
1675 */
1676 vir_addr = skb->data;
c6060be4 1677 ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
43250ddd
JY		 1678 buffer_info->skb = skb;
1679 buffer_info->length = adapter->rx_buffer_len;
1680 buffer_info->dma = pci_map_single(pdev, vir_addr,
1681 buffer_info->length,
1682 PCI_DMA_FROMDEVICE);
4b45e342
JY		 1683 ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
1684 ATL1C_PCIMAP_FROMDEVICE);
43250ddd
JY		 1685 rfd_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
1686 rfd_next_to_use = next_next;
1687 if (++next_next == rfd_ring->count)
1688 next_next = 0;
1689 buffer_info = &rfd_ring->buffer_info[rfd_next_to_use];
1690 next_info = &rfd_ring->buffer_info[next_next];
1691 num_alloc++;
1692 }
1693
1694 if (num_alloc) {
1695 /* TODO: update mailbox here */
1696 wmb();
1697 rfd_ring->next_to_use = rfd_next_to_use;
9f1fd0ef 1698 AT_WRITE_REG(&adapter->hw, REG_MB_RFD0_PROD_IDX,
43250ddd
JY		 1699 rfd_ring->next_to_use & MB_RFDX_PROD_IDX_MASK);
1700 }
1701
1702 return num_alloc;
1703}
1704
1705static void atl1c_clean_rrd(struct atl1c_rrd_ring *rrd_ring,
1706 struct atl1c_recv_ret_status *rrs, u16 num)
1707{
1708 u16 i;
1709 /* the relationship between rrd and rfd is one map one */
1710 for (i = 0; i < num; i++, rrs = ATL1C_RRD_DESC(rrd_ring,
1711 rrd_ring->next_to_clean)) {
1712 rrs->word3 &= ~RRS_RXD_UPDATED;
1713 if (++rrd_ring->next_to_clean == rrd_ring->count)
1714 rrd_ring->next_to_clean = 0;
1715 }
1716}
1717
1718static void atl1c_clean_rfd(struct atl1c_rfd_ring *rfd_ring,
1719 struct atl1c_recv_ret_status *rrs, u16 num)
1720{
1721 u16 i;
1722 u16 rfd_index;
1723 struct atl1c_buffer *buffer_info = rfd_ring->buffer_info;
1724
1725 rfd_index = (rrs->word0 >> RRS_RX_RFD_INDEX_SHIFT) &
1726 RRS_RX_RFD_INDEX_MASK;
1727 for (i = 0; i < num; i++) {
1728 buffer_info[rfd_index].skb = NULL;
c6060be4
JY		 1729 ATL1C_SET_BUFFER_STATE(&buffer_info[rfd_index],
1730 ATL1C_BUFFER_FREE);
43250ddd
JY		 1731 if (++rfd_index == rfd_ring->count)
1732 rfd_index = 0;
1733 }
1734 rfd_ring->next_to_clean = rfd_index;
1735}
1736
9f1fd0ef 1737static void atl1c_clean_rx_irq(struct atl1c_adapter *adapter,
43250ddd
JY		 1738 int *work_done, int work_to_do)
1739{
1740 u16 rfd_num, rfd_index;
1741 u16 count = 0;
1742 u16 length;
1743 struct pci_dev *pdev = adapter->pdev;
1744 struct net_device *netdev = adapter->netdev;
9f1fd0ef
HX		 1745 struct atl1c_rfd_ring *rfd_ring = &adapter->rfd_ring;
1746 struct atl1c_rrd_ring *rrd_ring = &adapter->rrd_ring;
43250ddd
JY		 1747 struct sk_buff *skb;
1748 struct atl1c_recv_ret_status *rrs;
1749 struct atl1c_buffer *buffer_info;
1750
1751 while (1) {
1752 if (*work_done >= work_to_do)
1753 break;
1754 rrs = ATL1C_RRD_DESC(rrd_ring, rrd_ring->next_to_clean);
1755 if (likely(RRS_RXD_IS_VALID(rrs->word3))) {
1756 rfd_num = (rrs->word0 >> RRS_RX_RFD_CNT_SHIFT) &
1757 RRS_RX_RFD_CNT_MASK;
37b76c69 1758 if (unlikely(rfd_num != 1))
43250ddd
JY		 1759 /* TODO support mul rfd*/
1760 if (netif_msg_rx_err(adapter))
1761 dev_warn(&pdev->dev,
1762 "Multi rfd not support yet!\n");
1763 goto rrs_checked;
1764 } else {
1765 break;
1766 }
1767rrs_checked:
1768 atl1c_clean_rrd(rrd_ring, rrs, rfd_num);
1769 if (rrs->word3 & (RRS_RX_ERR_SUM | RRS_802_3_LEN_ERR)) {
1770 atl1c_clean_rfd(rfd_ring, rrs, rfd_num);
1771 if (netif_msg_rx_err(adapter))
1772 dev_warn(&pdev->dev,
1773 "wrong packet! rrs word3 is %x\n",
1774 rrs->word3);
1775 continue;
1776 }
1777
1778 length = le16_to_cpu((rrs->word3 >> RRS_PKT_SIZE_SHIFT) &
1779 RRS_PKT_SIZE_MASK);
1780 /* Good Receive */
1781 if (likely(rfd_num == 1)) {
1782 rfd_index = (rrs->word0 >> RRS_RX_RFD_INDEX_SHIFT) &
1783 RRS_RX_RFD_INDEX_MASK;
1784 buffer_info = &rfd_ring->buffer_info[rfd_index];
1785 pci_unmap_single(pdev, buffer_info->dma,
1786 buffer_info->length, PCI_DMA_FROMDEVICE);
1787 skb = buffer_info->skb;
1788 } else {
1789 /* TODO */
1790 if (netif_msg_rx_err(adapter))
1791 dev_warn(&pdev->dev,
1792 "Multi rfd not support yet!\n");
1793 break;
1794 }
1795 atl1c_clean_rfd(rfd_ring, rrs, rfd_num);
1796 skb_put(skb, length - ETH_FCS_LEN);
1797 skb->protocol = eth_type_trans(skb, netdev);
43250ddd 1798 atl1c_rx_checksum(adapter, skb, rrs);
46facce9 1799 if (rrs->word3 & RRS_VLAN_INS) {
43250ddd
JY		 1800 u16 vlan;
1801
1802 AT_TAG_TO_VLAN(rrs->vlan_tag, vlan);
1803 vlan = le16_to_cpu(vlan);
46facce9
JP		 1804 __vlan_hwaccel_put_tag(skb, vlan);
1805 }
1806 netif_receive_skb(skb);
43250ddd 1807
43250ddd
JY		 1808 (*work_done)++;
1809 count++;
1810 }
1811 if (count)
9f1fd0ef 1812 atl1c_alloc_rx_buffer(adapter);
43250ddd
JY		 1813}
1814
49ce9c2c 1815/**
43250ddd 1816 * atl1c_clean - NAPI Rx polling callback
43250ddd
JY		 1817 */
1818static int atl1c_clean(struct napi_struct *napi, int budget)
1819{
1820 struct atl1c_adapter *adapter =
1821 container_of(napi, struct atl1c_adapter, napi);
1822 int work_done = 0;
1823
1824 /* Keep link state information with original netdev */
1825 if (!netif_carrier_ok(adapter->netdev))
1826 goto quit_polling;
1827 /* just enable one RXQ */
9f1fd0ef 1828 atl1c_clean_rx_irq(adapter, &work_done, budget);
43250ddd
JY		 1829
1830 if (work_done < budget) {
1831quit_polling:
1832 napi_complete(napi);
1833 adapter->hw.intr_mask |= ISR_RX_PKT;
1834 AT_WRITE_REG(&adapter->hw, REG_IMR, adapter->hw.intr_mask);
1835 }
1836 return work_done;
1837}
1838
1839#ifdef CONFIG_NET_POLL_CONTROLLER
1840
1841/*
1842 * Polling 'interrupt' - used by things like netconsole to send skbs
1843 * without having to re-enable interrupts. It's not called while
1844 * the interrupt routine is executing.
1845 */
1846static void atl1c_netpoll(struct net_device *netdev)
1847{
1848 struct atl1c_adapter *adapter = netdev_priv(netdev);
1849
1850 disable_irq(adapter->pdev->irq);
1851 atl1c_intr(adapter->pdev->irq, netdev);
1852 enable_irq(adapter->pdev->irq);
1853}
1854#endif
1855
1856static inline u16 atl1c_tpd_avail(struct atl1c_adapter *adapter, enum atl1c_trans_queue type)
1857{
1858 struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
1859 u16 next_to_use = 0;
1860 u16 next_to_clean = 0;
1861
1862 next_to_clean = atomic_read(&tpd_ring->next_to_clean);
1863 next_to_use = tpd_ring->next_to_use;
1864
1865 return (u16)(next_to_clean > next_to_use) ?
1866 (next_to_clean - next_to_use - 1) :
1867 (tpd_ring->count + next_to_clean - next_to_use - 1);
1868}
1869
1870/*
1871 * get next usable tpd
1872 * Note: should call atl1c_tdp_avail to make sure
1873 * there is enough tpd to use
1874 */
1875static struct atl1c_tpd_desc *atl1c_get_tpd(struct atl1c_adapter *adapter,
1876 enum atl1c_trans_queue type)
1877{
1878 struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
1879 struct atl1c_tpd_desc *tpd_desc;
1880 u16 next_to_use = 0;
1881
1882 next_to_use = tpd_ring->next_to_use;
1883 if (++tpd_ring->next_to_use == tpd_ring->count)
1884 tpd_ring->next_to_use = 0;
1885 tpd_desc = ATL1C_TPD_DESC(tpd_ring, next_to_use);
1886 memset(tpd_desc, 0, sizeof(struct atl1c_tpd_desc));
1887 return tpd_desc;
1888}
1889
1890static struct atl1c_buffer *
1891atl1c_get_tx_buffer(struct atl1c_adapter *adapter, struct atl1c_tpd_desc *tpd)
1892{
1893 struct atl1c_tpd_ring *tpd_ring = adapter->tpd_ring;
1894
1895 return &tpd_ring->buffer_info[tpd -
1896 (struct atl1c_tpd_desc *)tpd_ring->desc];
1897}
1898
1899/* Calculate the transmit packet descript needed*/
1900static u16 atl1c_cal_tpd_req(const struct sk_buff *skb)
1901{
1902 u16 tpd_req;
1903 u16 proto_hdr_len = 0;
1904
1905 tpd_req = skb_shinfo(skb)->nr_frags + 1;
1906
1907 if (skb_is_gso(skb)) {
1908 proto_hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
1909 if (proto_hdr_len < skb_headlen(skb))
1910 tpd_req++;
1911 if (skb_shinfo(skb)->gso_type & SKB_GSO_TCPV6)
1912 tpd_req++;
1913 }
1914 return tpd_req;
1915}
1916
1917static int atl1c_tso_csum(struct atl1c_adapter *adapter,
1918 struct sk_buff *skb,
1919 struct atl1c_tpd_desc **tpd,
1920 enum atl1c_trans_queue type)
1921{
1922 struct pci_dev *pdev = adapter->pdev;
1923 u8 hdr_len;
1924 u32 real_len;
1925 unsigned short offload_type;
1926 int err;
1927
1928 if (skb_is_gso(skb)) {
1929 if (skb_header_cloned(skb)) {
1930 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
1931 if (unlikely(err))
1932 return -1;
1933 }
1934 offload_type = skb_shinfo(skb)->gso_type;
1935
1936 if (offload_type & SKB_GSO_TCPV4) {
1937 real_len = (((unsigned char *)ip_hdr(skb) - skb->data)
1938 + ntohs(ip_hdr(skb)->tot_len));
1939
1940 if (real_len < skb->len)
1941 pskb_trim(skb, real_len);
1942
1943 hdr_len = (skb_transport_offset(skb) + tcp_hdrlen(skb));
1944 if (unlikely(skb->len == hdr_len)) {
1945 /* only xsum need */
1946 if (netif_msg_tx_queued(adapter))
1947 dev_warn(&pdev->dev,
1948 "IPV4 tso with zero data??\n");
1949 goto check_sum;
1950 } else {
1951 ip_hdr(skb)->check = 0;
1952 tcp_hdr(skb)->check = ~csum_tcpudp_magic(
1953 ip_hdr(skb)->saddr,
1954 ip_hdr(skb)->daddr,
1955 0, IPPROTO_TCP, 0);
1956 (*tpd)->word1 |= 1 << TPD_IPV4_PACKET_SHIFT;
1957 }
1958 }
1959
1960 if (offload_type & SKB_GSO_TCPV6) {
1961 struct atl1c_tpd_ext_desc *etpd =
1962 *(struct atl1c_tpd_ext_desc **)(tpd);
1963
1964 memset(etpd, 0, sizeof(struct atl1c_tpd_ext_desc));
1965 *tpd = atl1c_get_tpd(adapter, type);
1966 ipv6_hdr(skb)->payload_len = 0;
1967 /* check payload == 0 byte ? */
1968 hdr_len = (skb_transport_offset(skb) + tcp_hdrlen(skb));
1969 if (unlikely(skb->len == hdr_len)) {
1970 /* only xsum need */
1971 if (netif_msg_tx_queued(adapter))
1972 dev_warn(&pdev->dev,
1973 "IPV6 tso with zero data??\n");
1974 goto check_sum;
1975 } else
1976 tcp_hdr(skb)->check = ~csum_ipv6_magic(
1977 &ipv6_hdr(skb)->saddr,
1978 &ipv6_hdr(skb)->daddr,
1979 0, IPPROTO_TCP, 0);
1980 etpd->word1 |= 1 << TPD_LSO_EN_SHIFT;
1981 etpd->word1 |= 1 << TPD_LSO_VER_SHIFT;
1982 etpd->pkt_len = cpu_to_le32(skb->len);
1983 (*tpd)->word1 |= 1 << TPD_LSO_VER_SHIFT;
1984 }
1985
1986 (*tpd)->word1 |= 1 << TPD_LSO_EN_SHIFT;
1987 (*tpd)->word1 |= (skb_transport_offset(skb) & TPD_TCPHDR_OFFSET_MASK) <<
1988 TPD_TCPHDR_OFFSET_SHIFT;
1989 (*tpd)->word1 |= (skb_shinfo(skb)->gso_size & TPD_MSS_MASK) <<
1990 TPD_MSS_SHIFT;
1991 return 0;
1992 }
1993
1994check_sum:
1995 if (likely(skb->ip_summed == CHECKSUM_PARTIAL)) {
1996 u8 css, cso;
0d0b1672 1997 cso = skb_checksum_start_offset(skb);
43250ddd
JY		 1998
1999 if (unlikely(cso & 0x1)) {
2000 if (netif_msg_tx_err(adapter))
2001 dev_err(&adapter->pdev->dev,
2002 "payload offset should not an event number\n");
2003 return -1;
2004 } else {
2005 css = cso + skb->csum_offset;
2006
2007 (*tpd)->word1 |= ((cso >> 1) & TPD_PLOADOFFSET_MASK) <<
2008 TPD_PLOADOFFSET_SHIFT;
2009 (*tpd)->word1 |= ((css >> 1) & TPD_CCSUM_OFFSET_MASK) <<
2010 TPD_CCSUM_OFFSET_SHIFT;
2011 (*tpd)->word1 |= 1 << TPD_CCSUM_EN_SHIFT;
2012 }
2013 }
2014 return 0;
2015}
2016
2017static void atl1c_tx_map(struct atl1c_adapter *adapter,
2018 struct sk_buff *skb, struct atl1c_tpd_desc *tpd,
2019 enum atl1c_trans_queue type)
2020{
2021 struct atl1c_tpd_desc *use_tpd = NULL;
2022 struct atl1c_buffer *buffer_info = NULL;
2023 u16 buf_len = skb_headlen(skb);
2024 u16 map_len = 0;
2025 u16 mapped_len = 0;
2026 u16 hdr_len = 0;
2027 u16 nr_frags;
2028 u16 f;
2029 int tso;
2030
2031 nr_frags = skb_shinfo(skb)->nr_frags;
2032 tso = (tpd->word1 >> TPD_LSO_EN_SHIFT) & TPD_LSO_EN_MASK;
2033 if (tso) {
2034 /* TSO */
2035 map_len = hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
2036 use_tpd = tpd;
2037
2038 buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
2039 buffer_info->length = map_len;
2040 buffer_info->dma = pci_map_single(adapter->pdev,
2041 skb->data, hdr_len, PCI_DMA_TODEVICE);
c6060be4 2042 ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
4b45e342
JY		 2043 ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
2044 ATL1C_PCIMAP_TODEVICE);
43250ddd
JY		 2045 mapped_len += map_len;
2046 use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
2047 use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
2048 }
2049
2050 if (mapped_len < buf_len) {
2051 /* mapped_len == 0, means we should use the first tpd,
2052 which is given by caller */
2053 if (mapped_len == 0)
2054 use_tpd = tpd;
2055 else {
2056 use_tpd = atl1c_get_tpd(adapter, type);
43250ddd
JY		 2057 memcpy(use_tpd, tpd, sizeof(struct atl1c_tpd_desc));
2058 }
2059 buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
2060 buffer_info->length = buf_len - mapped_len;
2061 buffer_info->dma =
2062 pci_map_single(adapter->pdev, skb->data + mapped_len,
2063 buffer_info->length, PCI_DMA_TODEVICE);
c6060be4 2064 ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
4b45e342
JY		 2065 ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_SINGLE,
2066 ATL1C_PCIMAP_TODEVICE);
43250ddd
JY		 2067 use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
2068 use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
2069 }
2070
2071 for (f = 0; f < nr_frags; f++) {
2072 struct skb_frag_struct *frag;
2073
2074 frag = &skb_shinfo(skb)->frags[f];
2075
2076 use_tpd = atl1c_get_tpd(adapter, type);
2077 memcpy(use_tpd, tpd, sizeof(struct atl1c_tpd_desc));
2078
2079 buffer_info = atl1c_get_tx_buffer(adapter, use_tpd);
9e903e08 2080 buffer_info->length = skb_frag_size(frag);
8d1bb865
IC		 2081 buffer_info->dma = skb_frag_dma_map(&adapter->pdev->dev,
2082 frag, 0,
2083 buffer_info->length,
5d6bcdfe 2084 DMA_TO_DEVICE);
c6060be4 2085 ATL1C_SET_BUFFER_STATE(buffer_info, ATL1C_BUFFER_BUSY);
4b45e342
JY		 2086 ATL1C_SET_PCIMAP_TYPE(buffer_info, ATL1C_PCIMAP_PAGE,
2087 ATL1C_PCIMAP_TODEVICE);
43250ddd
JY		 2088 use_tpd->buffer_addr = cpu_to_le64(buffer_info->dma);
2089 use_tpd->buffer_len = cpu_to_le16(buffer_info->length);
2090 }
2091
2092 /* The last tpd */
2093 use_tpd->word1 |= 1 << TPD_EOP_SHIFT;
2094 /* The last buffer info contain the skb address,
2095 so it will be free after unmap */
2096 buffer_info->skb = skb;
2097}
2098
2099static void atl1c_tx_queue(struct atl1c_adapter *adapter, struct sk_buff *skb,
2100 struct atl1c_tpd_desc *tpd, enum atl1c_trans_queue type)
2101{
2102 struct atl1c_tpd_ring *tpd_ring = &adapter->tpd_ring[type];
0af48336 2103 u16 reg;
43250ddd 2104
0af48336
HX		 2105 reg = type == atl1c_trans_high ? REG_TPD_PRI1_PIDX : REG_TPD_PRI0_PIDX;
2106 AT_WRITE_REGW(&adapter->hw, reg, tpd_ring->next_to_use);
43250ddd
JY		 2107}
2108
61357325
SH		 2109static netdev_tx_t atl1c_xmit_frame(struct sk_buff *skb,
2110 struct net_device *netdev)
43250ddd
JY		 2111{
2112 struct atl1c_adapter *adapter = netdev_priv(netdev);
2113 unsigned long flags;
2114 u16 tpd_req = 1;
2115 struct atl1c_tpd_desc *tpd;
2116 enum atl1c_trans_queue type = atl1c_trans_normal;
2117
2118 if (test_bit(__AT_DOWN, &adapter->flags)) {
2119 dev_kfree_skb_any(skb);
2120 return NETDEV_TX_OK;
2121 }
2122
2123 tpd_req = atl1c_cal_tpd_req(skb);
2124 if (!spin_trylock_irqsave(&adapter->tx_lock, flags)) {
2125 if (netif_msg_pktdata(adapter))
2126 dev_info(&adapter->pdev->dev, "tx locked\n");
2127 return NETDEV_TX_LOCKED;
2128 }
43250ddd
JY		 2129
2130 if (atl1c_tpd_avail(adapter, type) < tpd_req) {
2131 /* no enough descriptor, just stop queue */
2132 netif_stop_queue(netdev);
2133 spin_unlock_irqrestore(&adapter->tx_lock, flags);
2134 return NETDEV_TX_BUSY;
2135 }
2136
2137 tpd = atl1c_get_tpd(adapter, type);
2138
2139 /* do TSO and check sum */
2140 if (atl1c_tso_csum(adapter, skb, &tpd, type) != 0) {
2141 spin_unlock_irqrestore(&adapter->tx_lock, flags);
2142 dev_kfree_skb_any(skb);
2143 return NETDEV_TX_OK;
2144 }
2145
eab6d18d 2146 if (unlikely(vlan_tx_tag_present(skb))) {
43250ddd
JY		 2147 u16 vlan = vlan_tx_tag_get(skb);
2148 __le16 tag;
2149
2150 vlan = cpu_to_le16(vlan);
2151 AT_VLAN_TO_TAG(vlan, tag);
2152 tpd->word1 |= 1 << TPD_INS_VTAG_SHIFT;
2153 tpd->vlan_tag = tag;
2154 }
2155
2156 if (skb_network_offset(skb) != ETH_HLEN)
2157 tpd->word1 |= 1 << TPD_ETH_TYPE_SHIFT; /* Ethernet frame */
2158
2159 atl1c_tx_map(adapter, skb, tpd, type);
2160 atl1c_tx_queue(adapter, skb, tpd, type);
2161
43250ddd
JY		 2162 spin_unlock_irqrestore(&adapter->tx_lock, flags);
2163 return NETDEV_TX_OK;
2164}
2165
2166static void atl1c_free_irq(struct atl1c_adapter *adapter)
2167{
2168 struct net_device *netdev = adapter->netdev;
2169
2170 free_irq(adapter->pdev->irq, netdev);
2171
2172 if (adapter->have_msi)
2173 pci_disable_msi(adapter->pdev);
2174}
2175
2176static int atl1c_request_irq(struct atl1c_adapter *adapter)
2177{
2178 struct pci_dev *pdev = adapter->pdev;
2179 struct net_device *netdev = adapter->netdev;
2180 int flags = 0;
2181 int err = 0;
2182
2183 adapter->have_msi = true;
2184 err = pci_enable_msi(adapter->pdev);
2185 if (err) {
2186 if (netif_msg_ifup(adapter))
2187 dev_err(&pdev->dev,
2188 "Unable to allocate MSI interrupt Error: %d\n",
2189 err);
2190 adapter->have_msi = false;
93f7fab4 2191 }
43250ddd
JY		 2192
2193 if (!adapter->have_msi)
2194 flags |= IRQF_SHARED;
9aff7e92 2195 err = request_irq(adapter->pdev->irq, atl1c_intr, flags,
43250ddd
JY		 2196 netdev->name, netdev);
2197 if (err) {
2198 if (netif_msg_ifup(adapter))
2199 dev_err(&pdev->dev,
2200 "Unable to allocate interrupt Error: %d\n",
2201 err);
2202 if (adapter->have_msi)
2203 pci_disable_msi(adapter->pdev);
2204 return err;
2205 }
2206 if (netif_msg_ifup(adapter))
2207 dev_dbg(&pdev->dev, "atl1c_request_irq OK\n");
2208 return err;
2209}
2210
5e5c0964
HX		 2211
2212static void atl1c_reset_dma_ring(struct atl1c_adapter *adapter)
2213{
2214 /* release tx-pending skbs and reset tx/rx ring index */
2215 atl1c_clean_tx_ring(adapter, atl1c_trans_normal);
2216 atl1c_clean_tx_ring(adapter, atl1c_trans_high);
2217 atl1c_clean_rx_ring(adapter);
2218}
2219
0fb1e54e 2220static int atl1c_up(struct atl1c_adapter *adapter)
43250ddd
JY		 2221{
2222 struct net_device *netdev = adapter->netdev;
43250ddd 2223 int err;
43250ddd
JY		 2224
2225 netif_carrier_off(netdev);
43250ddd 2226
5e5c0964
HX		 2227 err = atl1c_configure(adapter);
2228 if (unlikely(err))
43250ddd 2229 goto err_up;
43250ddd
JY		 2230
2231 err = atl1c_request_irq(adapter);
2232 if (unlikely(err))
2233 goto err_up;
2234
5e5c0964 2235 atl1c_check_link_status(adapter);
43250ddd
JY		 2236 clear_bit(__AT_DOWN, &adapter->flags);
2237 napi_enable(&adapter->napi);
2238 atl1c_irq_enable(adapter);
43250ddd
JY		 2239 netif_start_queue(netdev);
2240 return err;
2241
2242err_up:
43250ddd
JY		 2243 atl1c_clean_rx_ring(adapter);
2244 return err;
2245}
2246
0fb1e54e 2247static void atl1c_down(struct atl1c_adapter *adapter)
43250ddd
JY		 2248{
2249 struct net_device *netdev = adapter->netdev;
2250
2251 atl1c_del_timer(adapter);
cb190546 2252 adapter->work_event = 0; /* clear all event */
43250ddd
JY		 2253 /* signal that we're down so the interrupt handler does not
2254 * reschedule our watchdog timer */
2255 set_bit(__AT_DOWN, &adapter->flags);
2256 netif_carrier_off(netdev);
2257 napi_disable(&adapter->napi);
2258 atl1c_irq_disable(adapter);
2259 atl1c_free_irq(adapter);
024e1e4d
HX		 2260 /* disable ASPM if device inactive */
2261 atl1c_disable_l0s_l1(&adapter->hw);
43250ddd
JY		 2262 /* reset MAC to disable all RX/TX */
2263 atl1c_reset_mac(&adapter->hw);
2264 msleep(1);
2265
2266 adapter->link_speed = SPEED_0;
2267 adapter->link_duplex = -1;
5e5c0964 2268 atl1c_reset_dma_ring(adapter);
43250ddd
JY		 2269}
2270
49ce9c2c 2271/**
43250ddd
JY		 2272 * atl1c_open - Called when a network interface is made active
2273 * @netdev: network interface device structure
2274 *
2275 * Returns 0 on success, negative value on failure
2276 *
2277 * The open entry point is called when a network interface is made
2278 * active by the system (IFF_UP). At this point all resources needed
2279 * for transmit and receive operations are allocated, the interrupt
2280 * handler is registered with the OS, the watchdog timer is started,
2281 * and the stack is notified that the interface is ready.
2282 */
2283static int atl1c_open(struct net_device *netdev)
2284{
2285 struct atl1c_adapter *adapter = netdev_priv(netdev);
2286 int err;
2287
2288 /* disallow open during test */
2289 if (test_bit(__AT_TESTING, &adapter->flags))
2290 return -EBUSY;
2291
2292 /* allocate rx/tx dma buffer & descriptors */
2293 err = atl1c_setup_ring_resources(adapter);
2294 if (unlikely(err))
2295 return err;
2296
2297 err = atl1c_up(adapter);
2298 if (unlikely(err))
2299 goto err_up;
2300
43250ddd
JY		 2301 return 0;
2302
2303err_up:
2304 atl1c_free_irq(adapter);
2305 atl1c_free_ring_resources(adapter);
2306 atl1c_reset_mac(&adapter->hw);
2307 return err;
2308}
2309
49ce9c2c 2310/**
43250ddd
JY		 2311 * atl1c_close - Disables a network interface
2312 * @netdev: network interface device structure
2313 *
2314 * Returns 0, this is not allowed to fail
2315 *
2316 * The close entry point is called when an interface is de-activated
2317 * by the OS. The hardware is still under the drivers control, but
2318 * needs to be disabled. A global MAC reset is issued to stop the
2319 * hardware, and all transmit and receive resources are freed.
2320 */
2321static int atl1c_close(struct net_device *netdev)
2322{
2323 struct atl1c_adapter *adapter = netdev_priv(netdev);
2324
2325 WARN_ON(test_bit(__AT_RESETTING, &adapter->flags));
0aa76ce3
HX		 2326 set_bit(__AT_DOWN, &adapter->flags);
2327 cancel_work_sync(&adapter->common_task);
43250ddd
JY		 2328 atl1c_down(adapter);
2329 atl1c_free_ring_resources(adapter);
2330 return 0;
2331}
2332
762e3023 2333static int atl1c_suspend(struct device *dev)
43250ddd 2334{
762e3023 2335 struct pci_dev *pdev = to_pci_dev(dev);
43250ddd
JY		 2336 struct net_device *netdev = pci_get_drvdata(pdev);
2337 struct atl1c_adapter *adapter = netdev_priv(netdev);
2338 struct atl1c_hw *hw = &adapter->hw;
43250ddd 2339 u32 wufc = adapter->wol;
43250ddd 2340
8f574b35 2341 atl1c_disable_l0s_l1(hw);
43250ddd
JY		 2342 if (netif_running(netdev)) {
2343 WARN_ON(test_bit(__AT_RESETTING, &adapter->flags));
2344 atl1c_down(adapter);
2345 }
2346 netif_device_detach(netdev);
8f574b35
JY		 2347
2348 if (wufc)
319d013a 2349 if (atl1c_phy_to_ps_link(hw) != 0)
8f574b35
JY		 2350 dev_dbg(&pdev->dev, "phy power saving failed");
2351
319d013a 2352 atl1c_power_saving(hw, wufc);
ce5b972b 2353
43250ddd
JY		 2354 return 0;
2355}
2356
d187c1aa 2357#ifdef CONFIG_PM_SLEEP
762e3023 2358static int atl1c_resume(struct device *dev)
43250ddd 2359{
762e3023 2360 struct pci_dev *pdev = to_pci_dev(dev);
43250ddd
JY		 2361 struct net_device *netdev = pci_get_drvdata(pdev);
2362 struct atl1c_adapter *adapter = netdev_priv(netdev);
2363
43250ddd 2364 AT_WRITE_REG(&adapter->hw, REG_WOL_CTRL, 0);
ce3ba0c9 2365 atl1c_reset_pcie(&adapter->hw, ATL1C_PCIE_L0S_L1_DISABLE);
43250ddd
JY		 2366
2367 atl1c_phy_reset(&adapter->hw);
2368 atl1c_reset_mac(&adapter->hw);
8f574b35
JY		 2369 atl1c_phy_init(&adapter->hw);
2370
2371#if 0
2372 AT_READ_REG(&adapter->hw, REG_PM_CTRLSTAT, &pm_data);
2373 pm_data &= ~PM_CTRLSTAT_PME_EN;
2374 AT_WRITE_REG(&adapter->hw, REG_PM_CTRLSTAT, pm_data);
2375#endif
2376
43250ddd
JY		 2377 netif_device_attach(netdev);
2378 if (netif_running(netdev))
2379 atl1c_up(adapter);
2380
2381 return 0;
2382}
d187c1aa 2383#endif
43250ddd
JY		 2384
2385static void atl1c_shutdown(struct pci_dev *pdev)
2386{
762e3023
RW		 2387 struct net_device *netdev = pci_get_drvdata(pdev);
2388 struct atl1c_adapter *adapter = netdev_priv(netdev);
2389
2390 atl1c_suspend(&pdev->dev);
2391 pci_wake_from_d3(pdev, adapter->wol);
2392 pci_set_power_state(pdev, PCI_D3hot);
43250ddd
JY		 2393}
2394
2395static const struct net_device_ops atl1c_netdev_ops = {
2396 .ndo_open = atl1c_open,
2397 .ndo_stop = atl1c_close,
2398 .ndo_validate_addr = eth_validate_addr,
2399 .ndo_start_xmit = atl1c_xmit_frame,
46facce9 2400 .ndo_set_mac_address = atl1c_set_mac_addr,
afc4b13d 2401 .ndo_set_rx_mode = atl1c_set_multi,
43250ddd 2402 .ndo_change_mtu = atl1c_change_mtu,
782d640a 2403 .ndo_fix_features = atl1c_fix_features,
46facce9 2404 .ndo_set_features = atl1c_set_features,
43250ddd
JY		 2405 .ndo_do_ioctl = atl1c_ioctl,
2406 .ndo_tx_timeout = atl1c_tx_timeout,
2407 .ndo_get_stats = atl1c_get_stats,
43250ddd
JY		 2408#ifdef CONFIG_NET_POLL_CONTROLLER
2409 .ndo_poll_controller = atl1c_netpoll,
2410#endif
2411};
2412
2413static int atl1c_init_netdev(struct net_device *netdev, struct pci_dev *pdev)
2414{
2415 SET_NETDEV_DEV(netdev, &pdev->dev);
2416 pci_set_drvdata(pdev, netdev);
2417
43250ddd
JY		 2418 netdev->netdev_ops = &atl1c_netdev_ops;
2419 netdev->watchdog_timeo = AT_TX_WATCHDOG;
2420 atl1c_set_ethtool_ops(netdev);
2421
2422 /* TODO: add when ready */
782d640a 2423 netdev->hw_features = NETIF_F_SG |
43250ddd 2424 NETIF_F_HW_CSUM |
46facce9 2425 NETIF_F_HW_VLAN_RX |
43250ddd
JY		 2426 NETIF_F_TSO |
2427 NETIF_F_TSO6;
782d640a 2428 netdev->features = netdev->hw_features |
46facce9 2429 NETIF_F_HW_VLAN_TX;
43250ddd
JY		 2430 return 0;
2431}
2432
49ce9c2c 2433/**
43250ddd
JY		 2434 * atl1c_probe - Device Initialization Routine
2435 * @pdev: PCI device information struct
2436 * @ent: entry in atl1c_pci_tbl
2437 *
2438 * Returns 0 on success, negative on failure
2439 *
2440 * atl1c_probe initializes an adapter identified by a pci_dev structure.
2441 * The OS initialization, configuring of the adapter private structure,
2442 * and a hardware reset occur.
2443 */
1dd06ae8 2444static int atl1c_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
43250ddd
JY		 2445{
2446 struct net_device *netdev;
2447 struct atl1c_adapter *adapter;
2448 static int cards_found;
2449
2450 int err = 0;
2451
2452 /* enable device (incl. PCI PM wakeup and hotplug setup) */
2453 err = pci_enable_device_mem(pdev);
2454 if (err) {
2455 dev_err(&pdev->dev, "cannot enable PCI device\n");
2456 return err;
2457 }
2458
2459 /*
2460 * The atl1c chip can DMA to 64-bit addresses, but it uses a single
2461 * shared register for the high 32 bits, so only a single, aligned,
2462 * 4 GB physical address range can be used at a time.
2463 *
2464 * Supporting 64-bit DMA on this hardware is more trouble than it's
2465 * worth. It is far easier to limit to 32-bit DMA than update
2466 * various kernel subsystems to support the mechanics required by a
2467 * fixed-high-32-bit system.
2468 */
e930438c
YH		 2469 if ((pci_set_dma_mask(pdev, DMA_BIT_MASK(32)) != 0) ||
2470 (pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)) != 0)) {
43250ddd
JY		 2471 dev_err(&pdev->dev, "No usable DMA configuration,aborting\n");
2472 goto err_dma;
2473 }
2474
2475 err = pci_request_regions(pdev, atl1c_driver_name);
2476 if (err) {
2477 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
2478 goto err_pci_reg;
2479 }
2480
2481 pci_set_master(pdev);
2482
2483 netdev = alloc_etherdev(sizeof(struct atl1c_adapter));
2484 if (netdev == NULL) {
2485 err = -ENOMEM;
43250ddd
JY		 2486 goto err_alloc_etherdev;
2487 }
2488
2489 err = atl1c_init_netdev(netdev, pdev);
2490 if (err) {
2491 dev_err(&pdev->dev, "init netdevice failed\n");
2492 goto err_init_netdev;
2493 }
2494 adapter = netdev_priv(netdev);
2495 adapter->bd_number = cards_found;
2496 adapter->netdev = netdev;
2497 adapter->pdev = pdev;
2498 adapter->hw.adapter = adapter;
2499 adapter->msg_enable = netif_msg_init(-1, atl1c_default_msg);
2500 adapter->hw.hw_addr = ioremap(pci_resource_start(pdev, 0), pci_resource_len(pdev, 0));
2501 if (!adapter->hw.hw_addr) {
2502 err = -EIO;
2503 dev_err(&pdev->dev, "cannot map device registers\n");
2504 goto err_ioremap;
2505 }
43250ddd
JY		 2506
2507 /* init mii data */
2508 adapter->mii.dev = netdev;
2509 adapter->mii.mdio_read = atl1c_mdio_read;
2510 adapter->mii.mdio_write = atl1c_mdio_write;
2511 adapter->mii.phy_id_mask = 0x1f;
929a5e93 2512 adapter->mii.reg_num_mask = MDIO_CTRL_REG_MASK;
43250ddd
JY		 2513 netif_napi_add(netdev, &adapter->napi, atl1c_clean, 64);
2514 setup_timer(&adapter->phy_config_timer, atl1c_phy_config,
2515 (unsigned long)adapter);
2516 /* setup the private structure */
2517 err = atl1c_sw_init(adapter);
2518 if (err) {
2519 dev_err(&pdev->dev, "net device private data init failed\n");
2520 goto err_sw_init;
2521 }
ce3ba0c9 2522 atl1c_reset_pcie(&adapter->hw, ATL1C_PCIE_L0S_L1_DISABLE);
43250ddd
JY		 2523
2524 /* Init GPHY as early as possible due to power saving issue */
2525 atl1c_phy_reset(&adapter->hw);
2526
2527 err = atl1c_reset_mac(&adapter->hw);
2528 if (err) {
2529 err = -EIO;
2530 goto err_reset;
2531 }
2532
43250ddd
JY		 2533 /* reset the controller to
2534 * put the device in a known good starting state */
2535 err = atl1c_phy_init(&adapter->hw);
2536 if (err) {
2537 err = -EIO;
2538 goto err_reset;
2539 }
6a214fd4
DK		 2540 if (atl1c_read_mac_addr(&adapter->hw)) {
2541 /* got a random MAC address, set NET_ADDR_RANDOM to netdev */
e41b2d7f 2542 netdev->addr_assign_type = NET_ADDR_RANDOM;
43250ddd
JY		 2543 }
2544 memcpy(netdev->dev_addr, adapter->hw.mac_addr, netdev->addr_len);
2545 memcpy(netdev->perm_addr, adapter->hw.mac_addr, netdev->addr_len);
2546 if (netif_msg_probe(adapter))
82991172 2547 dev_dbg(&pdev->dev, "mac address : %pM\n",
2548 adapter->hw.mac_addr);
43250ddd 2549
229e6b6e 2550 atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.mac_addr);
cb190546
JY		 2551 INIT_WORK(&adapter->common_task, atl1c_common_task);
2552 adapter->work_event = 0;
43250ddd
JY		 2553 err = register_netdev(netdev);
2554 if (err) {
2555 dev_err(&pdev->dev, "register netdevice failed\n");
2556 goto err_register;
2557 }
2558
2559 if (netif_msg_probe(adapter))
2560 dev_info(&pdev->dev, "version %s\n", ATL1C_DRV_VERSION);
2561 cards_found++;
2562 return 0;
2563
2564err_reset:
2565err_register:
2566err_sw_init:
43250ddd
JY		 2567 iounmap(adapter->hw.hw_addr);
2568err_init_netdev:
2569err_ioremap:
2570 free_netdev(netdev);
2571err_alloc_etherdev:
2572 pci_release_regions(pdev);
2573err_pci_reg:
2574err_dma:
2575 pci_disable_device(pdev);
2576 return err;
2577}
2578
49ce9c2c 2579/**
43250ddd
JY		 2580 * atl1c_remove - Device Removal Routine
2581 * @pdev: PCI device information struct
2582 *
2583 * atl1c_remove is called by the PCI subsystem to alert the driver
2584 * that it should release a PCI device. The could be caused by a
2585 * Hot-Plug event, or because the driver is going to be removed from
2586 * memory.
2587 */
093d369d 2588static void atl1c_remove(struct pci_dev *pdev)
43250ddd
JY		 2589{
2590 struct net_device *netdev = pci_get_drvdata(pdev);
2591 struct atl1c_adapter *adapter = netdev_priv(netdev);
2592
2593 unregister_netdev(netdev);
229e6b6e
HX		 2594 /* restore permanent address */
2595 atl1c_hw_set_mac_addr(&adapter->hw, adapter->hw.perm_mac_addr);
43250ddd
JY		 2596 atl1c_phy_disable(&adapter->hw);
2597
2598 iounmap(adapter->hw.hw_addr);
2599
2600 pci_release_regions(pdev);
2601 pci_disable_device(pdev);
2602 free_netdev(netdev);
2603}
2604
49ce9c2c 2605/**
43250ddd
JY		 2606 * atl1c_io_error_detected - called when PCI error is detected
2607 * @pdev: Pointer to PCI device
2608 * @state: The current pci connection state
2609 *
2610 * This function is called after a PCI bus error affecting
2611 * this device has been detected.
2612 */
2613static pci_ers_result_t atl1c_io_error_detected(struct pci_dev *pdev,
2614 pci_channel_state_t state)
2615{
2616 struct net_device *netdev = pci_get_drvdata(pdev);
2617 struct atl1c_adapter *adapter = netdev_priv(netdev);
2618
2619 netif_device_detach(netdev);
2620
005fb4f0
DN		 2621 if (state == pci_channel_io_perm_failure)
2622 return PCI_ERS_RESULT_DISCONNECT;
2623
43250ddd
JY		 2624 if (netif_running(netdev))
2625 atl1c_down(adapter);
2626
2627 pci_disable_device(pdev);
2628
2629 /* Request a slot slot reset. */
2630 return PCI_ERS_RESULT_NEED_RESET;
2631}
2632
49ce9c2c 2633/**
43250ddd
JY		 2634 * atl1c_io_slot_reset - called after the pci bus has been reset.
2635 * @pdev: Pointer to PCI device
2636 *
2637 * Restart the card from scratch, as if from a cold-boot. Implementation
2638 * resembles the first-half of the e1000_resume routine.
2639 */
2640static pci_ers_result_t atl1c_io_slot_reset(struct pci_dev *pdev)
2641{
2642 struct net_device *netdev = pci_get_drvdata(pdev);
2643 struct atl1c_adapter *adapter = netdev_priv(netdev);
2644
2645 if (pci_enable_device(pdev)) {
2646 if (netif_msg_hw(adapter))
2647 dev_err(&pdev->dev,
2648 "Cannot re-enable PCI device after reset\n");
2649 return PCI_ERS_RESULT_DISCONNECT;
2650 }
2651 pci_set_master(pdev);
2652
2653 pci_enable_wake(pdev, PCI_D3hot, 0);
2654 pci_enable_wake(pdev, PCI_D3cold, 0);
2655
2656 atl1c_reset_mac(&adapter->hw);
2657
2658 return PCI_ERS_RESULT_RECOVERED;
2659}
2660
49ce9c2c 2661/**
43250ddd
JY		 2662 * atl1c_io_resume - called when traffic can start flowing again.
2663 * @pdev: Pointer to PCI device
2664 *
2665 * This callback is called when the error recovery driver tells us that
2666 * its OK to resume normal operation. Implementation resembles the
2667 * second-half of the atl1c_resume routine.
2668 */
2669static void atl1c_io_resume(struct pci_dev *pdev)
2670{
2671 struct net_device *netdev = pci_get_drvdata(pdev);
2672 struct atl1c_adapter *adapter = netdev_priv(netdev);
2673
2674 if (netif_running(netdev)) {
2675 if (atl1c_up(adapter)) {
2676 if (netif_msg_hw(adapter))
2677 dev_err(&pdev->dev,
2678 "Cannot bring device back up after reset\n");
2679 return;
2680 }
2681 }
2682
2683 netif_device_attach(netdev);
2684}
2685
3646f0e5 2686static const struct pci_error_handlers atl1c_err_handler = {
43250ddd
JY		 2687 .error_detected = atl1c_io_error_detected,
2688 .slot_reset = atl1c_io_slot_reset,
2689 .resume = atl1c_io_resume,
2690};
2691
762e3023
RW		 2692static SIMPLE_DEV_PM_OPS(atl1c_pm_ops, atl1c_suspend, atl1c_resume);
2693
43250ddd
JY		 2694static struct pci_driver atl1c_driver = {
2695 .name = atl1c_driver_name,
2696 .id_table = atl1c_pci_tbl,
2697 .probe = atl1c_probe,
093d369d 2698 .remove = atl1c_remove,
43250ddd 2699 .shutdown = atl1c_shutdown,
762e3023
RW		 2700 .err_handler = &atl1c_err_handler,
2701 .driver.pm = &atl1c_pm_ops,
43250ddd
JY		 2702};
2703
49ce9c2c 2704/**
43250ddd
JY		 2705 * atl1c_init_module - Driver Registration Routine
2706 *
2707 * atl1c_init_module is the first routine called when the driver is
2708 * loaded. All it does is register with the PCI subsystem.
2709 */
2710static int __init atl1c_init_module(void)
2711{
2712 return pci_register_driver(&atl1c_driver);
2713}
2714
49ce9c2c 2715/**
43250ddd
JY		 2716 * atl1c_exit_module - Driver Exit Cleanup Routine
2717 *
2718 * atl1c_exit_module is called just before the driver is removed
2719 * from memory.
2720 */
2721static void __exit atl1c_exit_module(void)
2722{
2723 pci_unregister_driver(&atl1c_driver);
2724}
2725
2726module_init(atl1c_init_module);
2727module_exit(atl1c_exit_module);
Linux 6.x block layer and io_uring tree(s)