Commit | Line | Data |
---|---|---|
bc7f75fa AK |
1 | /******************************************************************************* |
2 | ||
3 | Intel PRO/1000 Linux driver | |
c7e54b1b | 4 | Copyright(c) 1999 - 2009 Intel Corporation. |
bc7f75fa AK |
5 | |
6 | This program is free software; you can redistribute it and/or modify it | |
7 | under the terms and conditions of the GNU General Public License, | |
8 | version 2, as published by the Free Software Foundation. | |
9 | ||
10 | This program is distributed in the hope it will be useful, but WITHOUT | |
11 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | more details. | |
14 | ||
15 | You should have received a copy of the GNU General Public License along with | |
16 | this program; if not, write to the Free Software Foundation, Inc., | |
17 | 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. | |
18 | ||
19 | The full GNU General Public License is included in this distribution in | |
20 | the file called "COPYING". | |
21 | ||
22 | Contact Information: | |
23 | Linux NICS <linux.nics@intel.com> | |
24 | e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> | |
25 | Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
26 | ||
27 | *******************************************************************************/ | |
28 | ||
29 | /* Linux PRO/1000 Ethernet Driver main header file */ | |
30 | ||
31 | #ifndef _E1000_H_ | |
32 | #define _E1000_H_ | |
33 | ||
34 | #include <linux/types.h> | |
35 | #include <linux/timer.h> | |
36 | #include <linux/workqueue.h> | |
37 | #include <linux/io.h> | |
38 | #include <linux/netdevice.h> | |
d8014dbc | 39 | #include <linux/pci.h> |
6f461f6c | 40 | #include <linux/pci-aspm.h> |
bc7f75fa AK |
41 | |
42 | #include "hw.h" | |
43 | ||
44 | struct e1000_info; | |
45 | ||
44defeb3 JK |
46 | #define e_printk(level, adapter, format, arg...) \ |
47 | printk(level "%s: %s: " format, pci_name(adapter->pdev), \ | |
48 | adapter->netdev->name, ## arg) | |
bc7f75fa AK |
49 | |
50 | #ifdef DEBUG | |
44defeb3 | 51 | #define e_dbg(format, arg...) \ |
3bb99fe2 | 52 | e_printk(KERN_DEBUG , hw->adapter, format, ## arg) |
bc7f75fa | 53 | #else |
3bb99fe2 | 54 | #define e_dbg(format, arg...) do { (void)(hw); } while (0) |
bc7f75fa AK |
55 | #endif |
56 | ||
44defeb3 JK |
57 | #define e_err(format, arg...) \ |
58 | e_printk(KERN_ERR, adapter, format, ## arg) | |
59 | #define e_info(format, arg...) \ | |
60 | e_printk(KERN_INFO, adapter, format, ## arg) | |
61 | #define e_warn(format, arg...) \ | |
62 | e_printk(KERN_WARNING, adapter, format, ## arg) | |
63 | #define e_notice(format, arg...) \ | |
64 | e_printk(KERN_NOTICE, adapter, format, ## arg) | |
bc7f75fa AK |
65 | |
66 | ||
98a1708d | 67 | /* Interrupt modes, as used by the IntMode parameter */ |
4662e82b BA |
68 | #define E1000E_INT_MODE_LEGACY 0 |
69 | #define E1000E_INT_MODE_MSI 1 | |
70 | #define E1000E_INT_MODE_MSIX 2 | |
71 | ||
ad68076e | 72 | /* Tx/Rx descriptor defines */ |
bc7f75fa AK |
73 | #define E1000_DEFAULT_TXD 256 |
74 | #define E1000_MAX_TXD 4096 | |
7b1be198 | 75 | #define E1000_MIN_TXD 64 |
bc7f75fa AK |
76 | |
77 | #define E1000_DEFAULT_RXD 256 | |
78 | #define E1000_MAX_RXD 4096 | |
7b1be198 | 79 | #define E1000_MIN_RXD 64 |
bc7f75fa | 80 | |
de5b3077 AK |
81 | #define E1000_MIN_ITR_USECS 10 /* 100000 irq/sec */ |
82 | #define E1000_MAX_ITR_USECS 10000 /* 100 irq/sec */ | |
83 | ||
bc7f75fa AK |
84 | /* Early Receive defines */ |
85 | #define E1000_ERT_2048 0x100 | |
86 | ||
87 | #define E1000_FC_PAUSE_TIME 0x0680 /* 858 usec */ | |
88 | ||
89 | /* How many Tx Descriptors do we need to call netif_wake_queue ? */ | |
90 | /* How many Rx Buffers do we bundle into one write to the hardware ? */ | |
91 | #define E1000_RX_BUFFER_WRITE 16 /* Must be power of 2 */ | |
92 | ||
93 | #define AUTO_ALL_MODES 0 | |
94 | #define E1000_EEPROM_APME 0x0400 | |
95 | ||
96 | #define E1000_MNG_VLAN_NONE (-1) | |
97 | ||
98 | /* Number of packet split data buffers (not including the header buffer) */ | |
99 | #define PS_PAGE_BUFFERS (MAX_PS_BUFFERS - 1) | |
100 | ||
2adc55c9 BA |
101 | #define DEFAULT_JUMBO 9234 |
102 | ||
a4f58f54 BA |
103 | /* BM/HV Specific Registers */ |
104 | #define BM_PORT_CTRL_PAGE 769 | |
105 | ||
106 | #define PHY_UPPER_SHIFT 21 | |
107 | #define BM_PHY_REG(page, reg) \ | |
108 | (((reg) & MAX_PHY_REG_ADDRESS) |\ | |
109 | (((page) & 0xFFFF) << PHY_PAGE_SHIFT) |\ | |
110 | (((reg) & ~MAX_PHY_REG_ADDRESS) << (PHY_UPPER_SHIFT - PHY_PAGE_SHIFT))) | |
111 | ||
112 | /* PHY Wakeup Registers and defines */ | |
113 | #define BM_RCTL PHY_REG(BM_WUC_PAGE, 0) | |
114 | #define BM_WUC PHY_REG(BM_WUC_PAGE, 1) | |
115 | #define BM_WUFC PHY_REG(BM_WUC_PAGE, 2) | |
116 | #define BM_WUS PHY_REG(BM_WUC_PAGE, 3) | |
117 | #define BM_RAR_L(_i) (BM_PHY_REG(BM_WUC_PAGE, 16 + ((_i) << 2))) | |
118 | #define BM_RAR_M(_i) (BM_PHY_REG(BM_WUC_PAGE, 17 + ((_i) << 2))) | |
119 | #define BM_RAR_H(_i) (BM_PHY_REG(BM_WUC_PAGE, 18 + ((_i) << 2))) | |
120 | #define BM_RAR_CTRL(_i) (BM_PHY_REG(BM_WUC_PAGE, 19 + ((_i) << 2))) | |
121 | #define BM_MTA(_i) (BM_PHY_REG(BM_WUC_PAGE, 128 + ((_i) << 1))) | |
122 | ||
123 | #define BM_RCTL_UPE 0x0001 /* Unicast Promiscuous Mode */ | |
124 | #define BM_RCTL_MPE 0x0002 /* Multicast Promiscuous Mode */ | |
125 | #define BM_RCTL_MO_SHIFT 3 /* Multicast Offset Shift */ | |
126 | #define BM_RCTL_MO_MASK (3 << 3) /* Multicast Offset Mask */ | |
127 | #define BM_RCTL_BAM 0x0020 /* Broadcast Accept Mode */ | |
128 | #define BM_RCTL_PMCF 0x0040 /* Pass MAC Control Frames */ | |
129 | #define BM_RCTL_RFCE 0x0080 /* Rx Flow Control Enable */ | |
130 | ||
131 | #define HV_SCC_UPPER PHY_REG(778, 16) /* Single Collision Count */ | |
132 | #define HV_SCC_LOWER PHY_REG(778, 17) | |
133 | #define HV_ECOL_UPPER PHY_REG(778, 18) /* Excessive Collision Count */ | |
134 | #define HV_ECOL_LOWER PHY_REG(778, 19) | |
135 | #define HV_MCC_UPPER PHY_REG(778, 20) /* Multiple Collision Count */ | |
136 | #define HV_MCC_LOWER PHY_REG(778, 21) | |
137 | #define HV_LATECOL_UPPER PHY_REG(778, 23) /* Late Collision Count */ | |
138 | #define HV_LATECOL_LOWER PHY_REG(778, 24) | |
139 | #define HV_COLC_UPPER PHY_REG(778, 25) /* Collision Count */ | |
140 | #define HV_COLC_LOWER PHY_REG(778, 26) | |
141 | #define HV_DC_UPPER PHY_REG(778, 27) /* Defer Count */ | |
142 | #define HV_DC_LOWER PHY_REG(778, 28) | |
143 | #define HV_TNCRS_UPPER PHY_REG(778, 29) /* Transmit with no CRS */ | |
144 | #define HV_TNCRS_LOWER PHY_REG(778, 30) | |
145 | ||
38eb394e BA |
146 | #define E1000_FCRTV_PCH 0x05F40 /* PCH Flow Control Refresh Timer Value */ |
147 | ||
1d5846b9 BA |
148 | /* BM PHY Copper Specific Status */ |
149 | #define BM_CS_STATUS 17 | |
150 | #define BM_CS_STATUS_LINK_UP 0x0400 | |
151 | #define BM_CS_STATUS_RESOLVED 0x0800 | |
152 | #define BM_CS_STATUS_SPEED_MASK 0xC000 | |
153 | #define BM_CS_STATUS_SPEED_1000 0x8000 | |
154 | ||
155 | /* 82577 Mobile Phy Status Register */ | |
156 | #define HV_M_STATUS 26 | |
157 | #define HV_M_STATUS_AUTONEG_COMPLETE 0x1000 | |
158 | #define HV_M_STATUS_SPEED_MASK 0x0300 | |
159 | #define HV_M_STATUS_SPEED_1000 0x0200 | |
160 | #define HV_M_STATUS_LINK_UP 0x0040 | |
161 | ||
bc7f75fa AK |
162 | enum e1000_boards { |
163 | board_82571, | |
164 | board_82572, | |
165 | board_82573, | |
4662e82b | 166 | board_82574, |
8c81c9c3 | 167 | board_82583, |
bc7f75fa AK |
168 | board_80003es2lan, |
169 | board_ich8lan, | |
170 | board_ich9lan, | |
f4187b56 | 171 | board_ich10lan, |
a4f58f54 | 172 | board_pchlan, |
bc7f75fa AK |
173 | }; |
174 | ||
175 | struct e1000_queue_stats { | |
176 | u64 packets; | |
177 | u64 bytes; | |
178 | }; | |
179 | ||
180 | struct e1000_ps_page { | |
181 | struct page *page; | |
182 | u64 dma; /* must be u64 - written to hw */ | |
183 | }; | |
184 | ||
185 | /* | |
186 | * wrappers around a pointer to a socket buffer, | |
187 | * so a DMA handle can be stored along with the buffer | |
188 | */ | |
189 | struct e1000_buffer { | |
190 | dma_addr_t dma; | |
191 | struct sk_buff *skb; | |
192 | union { | |
ad68076e | 193 | /* Tx */ |
bc7f75fa AK |
194 | struct { |
195 | unsigned long time_stamp; | |
196 | u16 length; | |
197 | u16 next_to_watch; | |
03b1320d | 198 | u16 mapped_as_page; |
bc7f75fa | 199 | }; |
ad68076e | 200 | /* Rx */ |
03b1320d AD |
201 | struct { |
202 | /* arrays of page information for packet split */ | |
203 | struct e1000_ps_page *ps_pages; | |
204 | struct page *page; | |
205 | }; | |
bc7f75fa | 206 | }; |
bc7f75fa AK |
207 | }; |
208 | ||
209 | struct e1000_ring { | |
210 | void *desc; /* pointer to ring memory */ | |
211 | dma_addr_t dma; /* phys address of ring */ | |
212 | unsigned int size; /* length of ring in bytes */ | |
213 | unsigned int count; /* number of desc. in ring */ | |
214 | ||
215 | u16 next_to_use; | |
216 | u16 next_to_clean; | |
217 | ||
218 | u16 head; | |
219 | u16 tail; | |
220 | ||
221 | /* array of buffer information structs */ | |
222 | struct e1000_buffer *buffer_info; | |
223 | ||
4662e82b BA |
224 | char name[IFNAMSIZ + 5]; |
225 | u32 ims_val; | |
226 | u32 itr_val; | |
227 | u16 itr_register; | |
228 | int set_itr; | |
229 | ||
bc7f75fa AK |
230 | struct sk_buff *rx_skb_top; |
231 | ||
232 | struct e1000_queue_stats stats; | |
233 | }; | |
234 | ||
7c25769f BA |
235 | /* PHY register snapshot values */ |
236 | struct e1000_phy_regs { | |
237 | u16 bmcr; /* basic mode control register */ | |
238 | u16 bmsr; /* basic mode status register */ | |
239 | u16 advertise; /* auto-negotiation advertisement */ | |
240 | u16 lpa; /* link partner ability register */ | |
241 | u16 expansion; /* auto-negotiation expansion reg */ | |
242 | u16 ctrl1000; /* 1000BASE-T control register */ | |
243 | u16 stat1000; /* 1000BASE-T status register */ | |
244 | u16 estatus; /* extended status register */ | |
245 | }; | |
246 | ||
bc7f75fa AK |
247 | /* board specific private data structure */ |
248 | struct e1000_adapter { | |
249 | struct timer_list watchdog_timer; | |
250 | struct timer_list phy_info_timer; | |
251 | struct timer_list blink_timer; | |
252 | ||
253 | struct work_struct reset_task; | |
254 | struct work_struct watchdog_task; | |
255 | ||
256 | const struct e1000_info *ei; | |
257 | ||
258 | struct vlan_group *vlgrp; | |
259 | u32 bd_number; | |
260 | u32 rx_buffer_len; | |
261 | u16 mng_vlan_id; | |
262 | u16 link_speed; | |
263 | u16 link_duplex; | |
84527590 | 264 | u16 eeprom_vers; |
bc7f75fa | 265 | |
bc7f75fa AK |
266 | /* track device up/down/testing state */ |
267 | unsigned long state; | |
268 | ||
269 | /* Interrupt Throttle Rate */ | |
270 | u32 itr; | |
271 | u32 itr_setting; | |
272 | u16 tx_itr; | |
273 | u16 rx_itr; | |
274 | ||
275 | /* | |
ad68076e | 276 | * Tx |
bc7f75fa AK |
277 | */ |
278 | struct e1000_ring *tx_ring /* One per active queue */ | |
279 | ____cacheline_aligned_in_smp; | |
280 | ||
281 | struct napi_struct napi; | |
282 | ||
bc7f75fa AK |
283 | unsigned int restart_queue; |
284 | u32 txd_cmd; | |
285 | ||
286 | bool detect_tx_hung; | |
287 | u8 tx_timeout_factor; | |
288 | ||
289 | u32 tx_int_delay; | |
290 | u32 tx_abs_int_delay; | |
291 | ||
292 | unsigned int total_tx_bytes; | |
293 | unsigned int total_tx_packets; | |
294 | unsigned int total_rx_bytes; | |
295 | unsigned int total_rx_packets; | |
296 | ||
ad68076e | 297 | /* Tx stats */ |
bc7f75fa AK |
298 | u64 tpt_old; |
299 | u64 colc_old; | |
7c25769f BA |
300 | u32 gotc; |
301 | u64 gotc_old; | |
bc7f75fa AK |
302 | u32 tx_timeout_count; |
303 | u32 tx_fifo_head; | |
304 | u32 tx_head_addr; | |
305 | u32 tx_fifo_size; | |
306 | u32 tx_dma_failed; | |
307 | ||
308 | /* | |
ad68076e | 309 | * Rx |
bc7f75fa AK |
310 | */ |
311 | bool (*clean_rx) (struct e1000_adapter *adapter, | |
312 | int *work_done, int work_to_do) | |
313 | ____cacheline_aligned_in_smp; | |
314 | void (*alloc_rx_buf) (struct e1000_adapter *adapter, | |
315 | int cleaned_count); | |
316 | struct e1000_ring *rx_ring; | |
317 | ||
318 | u32 rx_int_delay; | |
319 | u32 rx_abs_int_delay; | |
320 | ||
ad68076e | 321 | /* Rx stats */ |
bc7f75fa AK |
322 | u64 hw_csum_err; |
323 | u64 hw_csum_good; | |
324 | u64 rx_hdr_split; | |
7c25769f BA |
325 | u32 gorc; |
326 | u64 gorc_old; | |
bc7f75fa AK |
327 | u32 alloc_rx_buff_failed; |
328 | u32 rx_dma_failed; | |
329 | ||
330 | unsigned int rx_ps_pages; | |
331 | u16 rx_ps_bsize0; | |
318a94d6 JK |
332 | u32 max_frame_size; |
333 | u32 min_frame_size; | |
bc7f75fa AK |
334 | |
335 | /* OS defined structs */ | |
336 | struct net_device *netdev; | |
337 | struct pci_dev *pdev; | |
bc7f75fa AK |
338 | |
339 | /* structs defined in e1000_hw.h */ | |
340 | struct e1000_hw hw; | |
341 | ||
342 | struct e1000_hw_stats stats; | |
343 | struct e1000_phy_info phy_info; | |
344 | struct e1000_phy_stats phy_stats; | |
345 | ||
7c25769f BA |
346 | /* Snapshot of PHY registers */ |
347 | struct e1000_phy_regs phy_regs; | |
348 | ||
bc7f75fa AK |
349 | struct e1000_ring test_tx_ring; |
350 | struct e1000_ring test_rx_ring; | |
351 | u32 test_icr; | |
352 | ||
353 | u32 msg_enable; | |
4662e82b BA |
354 | struct msix_entry *msix_entries; |
355 | int int_mode; | |
356 | u32 eiac_mask; | |
bc7f75fa AK |
357 | |
358 | u32 eeprom_wol; | |
359 | u32 wol; | |
360 | u32 pba; | |
2adc55c9 | 361 | u32 max_hw_frame_size; |
bc7f75fa | 362 | |
318a94d6 | 363 | bool fc_autoneg; |
bc7f75fa AK |
364 | |
365 | unsigned long led_status; | |
366 | ||
367 | unsigned int flags; | |
eb7c3adb | 368 | unsigned int flags2; |
a8f88ff5 JB |
369 | struct work_struct downshift_task; |
370 | struct work_struct update_phy_task; | |
a4f58f54 | 371 | struct work_struct led_blink_task; |
41cec6f1 | 372 | struct work_struct print_hang_task; |
bc7f75fa AK |
373 | }; |
374 | ||
375 | struct e1000_info { | |
376 | enum e1000_mac_type mac; | |
377 | unsigned int flags; | |
6f461f6c | 378 | unsigned int flags2; |
bc7f75fa | 379 | u32 pba; |
2adc55c9 | 380 | u32 max_hw_frame_size; |
69e3fd8c | 381 | s32 (*get_variants)(struct e1000_adapter *); |
bc7f75fa AK |
382 | struct e1000_mac_operations *mac_ops; |
383 | struct e1000_phy_operations *phy_ops; | |
384 | struct e1000_nvm_operations *nvm_ops; | |
385 | }; | |
386 | ||
387 | /* hardware capability, feature, and workaround flags */ | |
388 | #define FLAG_HAS_AMT (1 << 0) | |
389 | #define FLAG_HAS_FLASH (1 << 1) | |
390 | #define FLAG_HAS_HW_VLAN_FILTER (1 << 2) | |
391 | #define FLAG_HAS_WOL (1 << 3) | |
392 | #define FLAG_HAS_ERT (1 << 4) | |
393 | #define FLAG_HAS_CTRLEXT_ON_LOAD (1 << 5) | |
394 | #define FLAG_HAS_SWSM_ON_LOAD (1 << 6) | |
395 | #define FLAG_HAS_JUMBO_FRAMES (1 << 7) | |
4a770358 | 396 | #define FLAG_READ_ONLY_NVM (1 << 8) |
97ac8cae | 397 | #define FLAG_IS_ICH (1 << 9) |
4662e82b | 398 | #define FLAG_HAS_MSIX (1 << 10) |
bc7f75fa AK |
399 | #define FLAG_HAS_SMART_POWER_DOWN (1 << 11) |
400 | #define FLAG_IS_QUAD_PORT_A (1 << 12) | |
401 | #define FLAG_IS_QUAD_PORT (1 << 13) | |
402 | #define FLAG_TIPG_MEDIUM_FOR_80003ESLAN (1 << 14) | |
403 | #define FLAG_APME_IN_WUC (1 << 15) | |
404 | #define FLAG_APME_IN_CTRL3 (1 << 16) | |
405 | #define FLAG_APME_CHECK_PORT_B (1 << 17) | |
406 | #define FLAG_DISABLE_FC_PAUSE_TIME (1 << 18) | |
407 | #define FLAG_NO_WAKE_UCAST (1 << 19) | |
408 | #define FLAG_MNG_PT_ENABLED (1 << 20) | |
409 | #define FLAG_RESET_OVERWRITES_LAA (1 << 21) | |
410 | #define FLAG_TARC_SPEED_MODE_BIT (1 << 22) | |
411 | #define FLAG_TARC_SET_BIT_ZERO (1 << 23) | |
412 | #define FLAG_RX_NEEDS_RESTART (1 << 24) | |
413 | #define FLAG_LSC_GIG_SPEED_DROP (1 << 25) | |
414 | #define FLAG_SMART_POWER_DOWN (1 << 26) | |
415 | #define FLAG_MSI_ENABLED (1 << 27) | |
416 | #define FLAG_RX_CSUM_ENABLED (1 << 28) | |
417 | #define FLAG_TSO_FORCE (1 << 29) | |
318a94d6 | 418 | #define FLAG_RX_RESTART_NOW (1 << 30) |
f8d59f78 | 419 | #define FLAG_MSI_TEST_FAILED (1 << 31) |
bc7f75fa | 420 | |
eb7c3adb JK |
421 | /* CRC Stripping defines */ |
422 | #define FLAG2_CRC_STRIPPING (1 << 0) | |
a4f58f54 | 423 | #define FLAG2_HAS_PHY_WAKEUP (1 << 1) |
b94b5028 | 424 | #define FLAG2_IS_DISCARDING (1 << 2) |
6f461f6c | 425 | #define FLAG2_DISABLE_ASPM_L1 (1 << 3) |
eb7c3adb | 426 | |
bc7f75fa AK |
427 | #define E1000_RX_DESC_PS(R, i) \ |
428 | (&(((union e1000_rx_desc_packet_split *)((R).desc))[i])) | |
429 | #define E1000_GET_DESC(R, i, type) (&(((struct type *)((R).desc))[i])) | |
430 | #define E1000_RX_DESC(R, i) E1000_GET_DESC(R, i, e1000_rx_desc) | |
431 | #define E1000_TX_DESC(R, i) E1000_GET_DESC(R, i, e1000_tx_desc) | |
432 | #define E1000_CONTEXT_DESC(R, i) E1000_GET_DESC(R, i, e1000_context_desc) | |
433 | ||
434 | enum e1000_state_t { | |
435 | __E1000_TESTING, | |
436 | __E1000_RESETTING, | |
437 | __E1000_DOWN | |
438 | }; | |
439 | ||
440 | enum latency_range { | |
441 | lowest_latency = 0, | |
442 | low_latency = 1, | |
443 | bulk_latency = 2, | |
444 | latency_invalid = 255 | |
445 | }; | |
446 | ||
447 | extern char e1000e_driver_name[]; | |
448 | extern const char e1000e_driver_version[]; | |
449 | ||
450 | extern void e1000e_check_options(struct e1000_adapter *adapter); | |
451 | extern void e1000e_set_ethtool_ops(struct net_device *netdev); | |
452 | ||
453 | extern int e1000e_up(struct e1000_adapter *adapter); | |
454 | extern void e1000e_down(struct e1000_adapter *adapter); | |
455 | extern void e1000e_reinit_locked(struct e1000_adapter *adapter); | |
456 | extern void e1000e_reset(struct e1000_adapter *adapter); | |
457 | extern void e1000e_power_up_phy(struct e1000_adapter *adapter); | |
458 | extern int e1000e_setup_rx_resources(struct e1000_adapter *adapter); | |
459 | extern int e1000e_setup_tx_resources(struct e1000_adapter *adapter); | |
460 | extern void e1000e_free_rx_resources(struct e1000_adapter *adapter); | |
461 | extern void e1000e_free_tx_resources(struct e1000_adapter *adapter); | |
462 | extern void e1000e_update_stats(struct e1000_adapter *adapter); | |
b405e8df | 463 | extern bool e1000e_has_link(struct e1000_adapter *adapter); |
4662e82b BA |
464 | extern void e1000e_set_interrupt_capability(struct e1000_adapter *adapter); |
465 | extern void e1000e_reset_interrupt_capability(struct e1000_adapter *adapter); | |
6f461f6c | 466 | extern void e1000e_disable_aspm(struct pci_dev *pdev, u16 state); |
bc7f75fa AK |
467 | |
468 | extern unsigned int copybreak; | |
469 | ||
470 | extern char *e1000e_get_hw_dev_name(struct e1000_hw *hw); | |
471 | ||
472 | extern struct e1000_info e1000_82571_info; | |
473 | extern struct e1000_info e1000_82572_info; | |
474 | extern struct e1000_info e1000_82573_info; | |
4662e82b | 475 | extern struct e1000_info e1000_82574_info; |
8c81c9c3 | 476 | extern struct e1000_info e1000_82583_info; |
bc7f75fa AK |
477 | extern struct e1000_info e1000_ich8_info; |
478 | extern struct e1000_info e1000_ich9_info; | |
f4187b56 | 479 | extern struct e1000_info e1000_ich10_info; |
a4f58f54 | 480 | extern struct e1000_info e1000_pch_info; |
bc7f75fa AK |
481 | extern struct e1000_info e1000_es2_info; |
482 | ||
69e3fd8c | 483 | extern s32 e1000e_read_pba_num(struct e1000_hw *hw, u32 *pba_num); |
bc7f75fa AK |
484 | |
485 | extern s32 e1000e_commit_phy(struct e1000_hw *hw); | |
486 | ||
487 | extern bool e1000e_enable_mng_pass_thru(struct e1000_hw *hw); | |
488 | ||
489 | extern bool e1000e_get_laa_state_82571(struct e1000_hw *hw); | |
490 | extern void e1000e_set_laa_state_82571(struct e1000_hw *hw, bool state); | |
491 | ||
4a770358 | 492 | extern void e1000e_write_protect_nvm_ich8lan(struct e1000_hw *hw); |
bc7f75fa AK |
493 | extern void e1000e_set_kmrn_lock_loss_workaround_ich8lan(struct e1000_hw *hw, |
494 | bool state); | |
495 | extern void e1000e_igp3_phy_powerdown_workaround_ich8lan(struct e1000_hw *hw); | |
496 | extern void e1000e_gig_downshift_workaround_ich8lan(struct e1000_hw *hw); | |
97ac8cae | 497 | extern void e1000e_disable_gig_wol_ich8lan(struct e1000_hw *hw); |
bb436b20 | 498 | extern s32 e1000_configure_k1_ich8lan(struct e1000_hw *hw, bool k1_enable); |
bc7f75fa AK |
499 | |
500 | extern s32 e1000e_check_for_copper_link(struct e1000_hw *hw); | |
501 | extern s32 e1000e_check_for_fiber_link(struct e1000_hw *hw); | |
502 | extern s32 e1000e_check_for_serdes_link(struct e1000_hw *hw); | |
a4f58f54 | 503 | extern s32 e1000e_setup_led_generic(struct e1000_hw *hw); |
bc7f75fa AK |
504 | extern s32 e1000e_cleanup_led_generic(struct e1000_hw *hw); |
505 | extern s32 e1000e_led_on_generic(struct e1000_hw *hw); | |
506 | extern s32 e1000e_led_off_generic(struct e1000_hw *hw); | |
507 | extern s32 e1000e_get_bus_info_pcie(struct e1000_hw *hw); | |
f4d2dd4c BA |
508 | extern void e1000_set_lan_id_multi_port_pcie(struct e1000_hw *hw); |
509 | extern void e1000_set_lan_id_single_port(struct e1000_hw *hw); | |
bc7f75fa AK |
510 | extern s32 e1000e_get_speed_and_duplex_copper(struct e1000_hw *hw, u16 *speed, u16 *duplex); |
511 | extern s32 e1000e_get_speed_and_duplex_fiber_serdes(struct e1000_hw *hw, u16 *speed, u16 *duplex); | |
512 | extern s32 e1000e_disable_pcie_master(struct e1000_hw *hw); | |
513 | extern s32 e1000e_get_auto_rd_done(struct e1000_hw *hw); | |
514 | extern s32 e1000e_id_led_init(struct e1000_hw *hw); | |
515 | extern void e1000e_clear_hw_cntrs_base(struct e1000_hw *hw); | |
516 | extern s32 e1000e_setup_fiber_serdes_link(struct e1000_hw *hw); | |
517 | extern s32 e1000e_copper_link_setup_m88(struct e1000_hw *hw); | |
518 | extern s32 e1000e_copper_link_setup_igp(struct e1000_hw *hw); | |
519 | extern s32 e1000e_setup_link(struct e1000_hw *hw); | |
caaddaf8 | 520 | extern void e1000_clear_vfta_generic(struct e1000_hw *hw); |
bc7f75fa | 521 | extern void e1000e_init_rx_addrs(struct e1000_hw *hw, u16 rar_count); |
e2de3eb6 JK |
522 | extern void e1000e_update_mc_addr_list_generic(struct e1000_hw *hw, |
523 | u8 *mc_addr_list, | |
ab8932f3 | 524 | u32 mc_addr_count); |
bc7f75fa AK |
525 | extern void e1000e_rar_set(struct e1000_hw *hw, u8 *addr, u32 index); |
526 | extern s32 e1000e_set_fc_watermarks(struct e1000_hw *hw); | |
527 | extern void e1000e_set_pcie_no_snoop(struct e1000_hw *hw, u32 no_snoop); | |
528 | extern s32 e1000e_get_hw_semaphore(struct e1000_hw *hw); | |
529 | extern s32 e1000e_valid_led_default(struct e1000_hw *hw, u16 *data); | |
530 | extern void e1000e_config_collision_dist(struct e1000_hw *hw); | |
531 | extern s32 e1000e_config_fc_after_link_up(struct e1000_hw *hw); | |
532 | extern s32 e1000e_force_mac_fc(struct e1000_hw *hw); | |
533 | extern s32 e1000e_blink_led(struct e1000_hw *hw); | |
caaddaf8 | 534 | extern void e1000_write_vfta_generic(struct e1000_hw *hw, u32 offset, u32 value); |
608f8a0d | 535 | extern s32 e1000_check_alt_mac_addr_generic(struct e1000_hw *hw); |
bc7f75fa AK |
536 | extern void e1000e_reset_adaptive(struct e1000_hw *hw); |
537 | extern void e1000e_update_adaptive(struct e1000_hw *hw); | |
538 | ||
539 | extern s32 e1000e_setup_copper_link(struct e1000_hw *hw); | |
540 | extern s32 e1000e_get_phy_id(struct e1000_hw *hw); | |
541 | extern void e1000e_put_hw_semaphore(struct e1000_hw *hw); | |
542 | extern s32 e1000e_check_reset_block_generic(struct e1000_hw *hw); | |
543 | extern s32 e1000e_phy_force_speed_duplex_igp(struct e1000_hw *hw); | |
544 | extern s32 e1000e_get_cable_length_igp_2(struct e1000_hw *hw); | |
545 | extern s32 e1000e_get_phy_info_igp(struct e1000_hw *hw); | |
546 | extern s32 e1000e_read_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 *data); | |
5ccdcecb BA |
547 | extern s32 e1000e_read_phy_reg_igp_locked(struct e1000_hw *hw, u32 offset, |
548 | u16 *data); | |
bc7f75fa AK |
549 | extern s32 e1000e_phy_hw_reset_generic(struct e1000_hw *hw); |
550 | extern s32 e1000e_set_d3_lplu_state(struct e1000_hw *hw, bool active); | |
551 | extern s32 e1000e_write_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 data); | |
5ccdcecb BA |
552 | extern s32 e1000e_write_phy_reg_igp_locked(struct e1000_hw *hw, u32 offset, |
553 | u16 data); | |
bc7f75fa AK |
554 | extern s32 e1000e_phy_sw_reset(struct e1000_hw *hw); |
555 | extern s32 e1000e_phy_force_speed_duplex_m88(struct e1000_hw *hw); | |
556 | extern s32 e1000e_get_cfg_done(struct e1000_hw *hw); | |
557 | extern s32 e1000e_get_cable_length_m88(struct e1000_hw *hw); | |
558 | extern s32 e1000e_get_phy_info_m88(struct e1000_hw *hw); | |
559 | extern s32 e1000e_read_phy_reg_m88(struct e1000_hw *hw, u32 offset, u16 *data); | |
560 | extern s32 e1000e_write_phy_reg_m88(struct e1000_hw *hw, u32 offset, u16 data); | |
f4187b56 | 561 | extern s32 e1000e_phy_init_script_igp3(struct e1000_hw *hw); |
bc7f75fa | 562 | extern enum e1000_phy_type e1000e_get_phy_type_from_id(u32 phy_id); |
97ac8cae BA |
563 | extern s32 e1000e_determine_phy_address(struct e1000_hw *hw); |
564 | extern s32 e1000e_write_phy_reg_bm(struct e1000_hw *hw, u32 offset, u16 data); | |
565 | extern s32 e1000e_read_phy_reg_bm(struct e1000_hw *hw, u32 offset, u16 *data); | |
4662e82b BA |
566 | extern s32 e1000e_read_phy_reg_bm2(struct e1000_hw *hw, u32 offset, u16 *data); |
567 | extern s32 e1000e_write_phy_reg_bm2(struct e1000_hw *hw, u32 offset, u16 data); | |
bc7f75fa AK |
568 | extern void e1000e_phy_force_speed_duplex_setup(struct e1000_hw *hw, u16 *phy_ctrl); |
569 | extern s32 e1000e_write_kmrn_reg(struct e1000_hw *hw, u32 offset, u16 data); | |
5ccdcecb BA |
570 | extern s32 e1000e_write_kmrn_reg_locked(struct e1000_hw *hw, u32 offset, |
571 | u16 data); | |
bc7f75fa | 572 | extern s32 e1000e_read_kmrn_reg(struct e1000_hw *hw, u32 offset, u16 *data); |
5ccdcecb BA |
573 | extern s32 e1000e_read_kmrn_reg_locked(struct e1000_hw *hw, u32 offset, |
574 | u16 *data); | |
bc7f75fa AK |
575 | extern s32 e1000e_phy_has_link_generic(struct e1000_hw *hw, u32 iterations, |
576 | u32 usec_interval, bool *success); | |
577 | extern s32 e1000e_phy_reset_dsp(struct e1000_hw *hw); | |
17f208de BA |
578 | extern void e1000_power_up_phy_copper(struct e1000_hw *hw); |
579 | extern void e1000_power_down_phy_copper(struct e1000_hw *hw); | |
2d9498f3 DG |
580 | extern s32 e1000e_read_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 *data); |
581 | extern s32 e1000e_write_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 data); | |
bc7f75fa | 582 | extern s32 e1000e_check_downshift(struct e1000_hw *hw); |
a4f58f54 | 583 | extern s32 e1000_read_phy_reg_hv(struct e1000_hw *hw, u32 offset, u16 *data); |
5ccdcecb BA |
584 | extern s32 e1000_read_phy_reg_hv_locked(struct e1000_hw *hw, u32 offset, |
585 | u16 *data); | |
a4f58f54 | 586 | extern s32 e1000_write_phy_reg_hv(struct e1000_hw *hw, u32 offset, u16 data); |
5ccdcecb BA |
587 | extern s32 e1000_write_phy_reg_hv_locked(struct e1000_hw *hw, u32 offset, |
588 | u16 data); | |
a4f58f54 BA |
589 | extern s32 e1000_link_stall_workaround_hv(struct e1000_hw *hw); |
590 | extern s32 e1000_copper_link_setup_82577(struct e1000_hw *hw); | |
591 | extern s32 e1000_check_polarity_82577(struct e1000_hw *hw); | |
592 | extern s32 e1000_get_phy_info_82577(struct e1000_hw *hw); | |
593 | extern s32 e1000_phy_force_speed_duplex_82577(struct e1000_hw *hw); | |
594 | extern s32 e1000_get_cable_length_82577(struct e1000_hw *hw); | |
bc7f75fa | 595 | |
0be84010 BA |
596 | extern s32 e1000_check_polarity_m88(struct e1000_hw *hw); |
597 | extern s32 e1000_get_phy_info_ife(struct e1000_hw *hw); | |
598 | extern s32 e1000_check_polarity_ife(struct e1000_hw *hw); | |
599 | extern s32 e1000_phy_force_speed_duplex_ife(struct e1000_hw *hw); | |
600 | extern s32 e1000_check_polarity_igp(struct e1000_hw *hw); | |
601 | ||
bc7f75fa AK |
602 | static inline s32 e1000_phy_hw_reset(struct e1000_hw *hw) |
603 | { | |
94d8186a | 604 | return hw->phy.ops.reset(hw); |
bc7f75fa AK |
605 | } |
606 | ||
607 | static inline s32 e1000_check_reset_block(struct e1000_hw *hw) | |
608 | { | |
609 | return hw->phy.ops.check_reset_block(hw); | |
610 | } | |
611 | ||
612 | static inline s32 e1e_rphy(struct e1000_hw *hw, u32 offset, u16 *data) | |
613 | { | |
94d8186a | 614 | return hw->phy.ops.read_reg(hw, offset, data); |
bc7f75fa AK |
615 | } |
616 | ||
617 | static inline s32 e1e_wphy(struct e1000_hw *hw, u32 offset, u16 data) | |
618 | { | |
94d8186a | 619 | return hw->phy.ops.write_reg(hw, offset, data); |
bc7f75fa AK |
620 | } |
621 | ||
622 | static inline s32 e1000_get_cable_length(struct e1000_hw *hw) | |
623 | { | |
624 | return hw->phy.ops.get_cable_length(hw); | |
625 | } | |
626 | ||
627 | extern s32 e1000e_acquire_nvm(struct e1000_hw *hw); | |
628 | extern s32 e1000e_write_nvm_spi(struct e1000_hw *hw, u16 offset, u16 words, u16 *data); | |
629 | extern s32 e1000e_update_nvm_checksum_generic(struct e1000_hw *hw); | |
630 | extern s32 e1000e_poll_eerd_eewr_done(struct e1000_hw *hw, int ee_reg); | |
bc7f75fa AK |
631 | extern s32 e1000e_read_nvm_eerd(struct e1000_hw *hw, u16 offset, u16 words, u16 *data); |
632 | extern s32 e1000e_validate_nvm_checksum_generic(struct e1000_hw *hw); | |
633 | extern void e1000e_release_nvm(struct e1000_hw *hw); | |
634 | extern void e1000e_reload_nvm(struct e1000_hw *hw); | |
608f8a0d BA |
635 | extern s32 e1000_read_mac_addr_generic(struct e1000_hw *hw); |
636 | ||
637 | static inline s32 e1000e_read_mac_addr(struct e1000_hw *hw) | |
638 | { | |
639 | if (hw->mac.ops.read_mac_addr) | |
640 | return hw->mac.ops.read_mac_addr(hw); | |
641 | ||
642 | return e1000_read_mac_addr_generic(hw); | |
643 | } | |
bc7f75fa AK |
644 | |
645 | static inline s32 e1000_validate_nvm_checksum(struct e1000_hw *hw) | |
646 | { | |
94d8186a | 647 | return hw->nvm.ops.validate(hw); |
bc7f75fa AK |
648 | } |
649 | ||
650 | static inline s32 e1000e_update_nvm_checksum(struct e1000_hw *hw) | |
651 | { | |
94d8186a | 652 | return hw->nvm.ops.update(hw); |
bc7f75fa AK |
653 | } |
654 | ||
655 | static inline s32 e1000_read_nvm(struct e1000_hw *hw, u16 offset, u16 words, u16 *data) | |
656 | { | |
94d8186a | 657 | return hw->nvm.ops.read(hw, offset, words, data); |
bc7f75fa AK |
658 | } |
659 | ||
660 | static inline s32 e1000_write_nvm(struct e1000_hw *hw, u16 offset, u16 words, u16 *data) | |
661 | { | |
94d8186a | 662 | return hw->nvm.ops.write(hw, offset, words, data); |
bc7f75fa AK |
663 | } |
664 | ||
665 | static inline s32 e1000_get_phy_info(struct e1000_hw *hw) | |
666 | { | |
94d8186a | 667 | return hw->phy.ops.get_info(hw); |
bc7f75fa AK |
668 | } |
669 | ||
4662e82b BA |
670 | static inline s32 e1000e_check_mng_mode(struct e1000_hw *hw) |
671 | { | |
672 | return hw->mac.ops.check_mng_mode(hw); | |
673 | } | |
674 | ||
675 | extern bool e1000e_check_mng_mode_generic(struct e1000_hw *hw); | |
bc7f75fa AK |
676 | extern bool e1000e_enable_tx_pkt_filtering(struct e1000_hw *hw); |
677 | extern s32 e1000e_mng_write_dhcp_info(struct e1000_hw *hw, u8 *buffer, u16 length); | |
678 | ||
679 | static inline u32 __er32(struct e1000_hw *hw, unsigned long reg) | |
680 | { | |
681 | return readl(hw->hw_addr + reg); | |
682 | } | |
683 | ||
684 | static inline void __ew32(struct e1000_hw *hw, unsigned long reg, u32 val) | |
685 | { | |
686 | writel(val, hw->hw_addr + reg); | |
687 | } | |
688 | ||
689 | #endif /* _E1000_H_ */ |