projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Fix common misspellings
[linux-2.6-block.git] / drivers / net / e1000 / e1000_hw.h
CommitLineData
1da177e4
LT		 1/*******************************************************************************
2
0abb6eb1
AK		 3 Intel PRO/1000 Linux driver
4 Copyright(c) 1999 - 2006 Intel Corporation.
5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
1da177e4 13 more details.
0abb6eb1 14
1da177e4 15 You should have received a copy of the GNU General Public License along with
0abb6eb1
AK		 16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
1da177e4
LT		 22 Contact Information:
23 Linux NICS <linux.nics@intel.com>
3d41e30a 24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
1da177e4
LT		 25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27*******************************************************************************/
28
29/* e1000_hw.h
30 * Structures, enums, and macros for the MAC
31 */
32
33#ifndef _E1000_HW_H_
34#define _E1000_HW_H_
35
36#include "e1000_osdep.h"
37
675ad473 38
1da177e4
LT		 39/* Forward declarations of structures used by the shared code */
40struct e1000_hw;
41struct e1000_hw_stats;
42
43/* Enumerated types specific to the e1000 hardware */
b595076a 44/* Media Access Controllers */
1da177e4 45typedef enum {
120a5d0d
JB		 46 e1000_undefined = 0,
47 e1000_82542_rev2_0,
48 e1000_82542_rev2_1,
49 e1000_82543,
50 e1000_82544,
51 e1000_82540,
52 e1000_82545,
53 e1000_82545_rev_3,
54 e1000_82546,
5377a416 55 e1000_ce4100,
120a5d0d
JB		 56 e1000_82546_rev_3,
57 e1000_82541,
58 e1000_82541_rev_2,
59 e1000_82547,
60 e1000_82547_rev_2,
61 e1000_num_macs
1da177e4
LT		 62} e1000_mac_type;
63
64typedef enum {
120a5d0d
JB		 65 e1000_eeprom_uninitialized = 0,
66 e1000_eeprom_spi,
67 e1000_eeprom_microwire,
68 e1000_eeprom_flash,
69 e1000_eeprom_none, /* No NVM support */
70 e1000_num_eeprom_types
1da177e4
LT		 71} e1000_eeprom_type;
72
73/* Media Types */
74typedef enum {
120a5d0d
JB		 75 e1000_media_type_copper = 0,
76 e1000_media_type_fiber = 1,
77 e1000_media_type_internal_serdes = 2,
78 e1000_num_media_types
1da177e4
LT		 79} e1000_media_type;
80
81typedef enum {
120a5d0d
JB		 82 e1000_10_half = 0,
83 e1000_10_full = 1,
84 e1000_100_half = 2,
85 e1000_100_full = 3
1da177e4
LT		 86} e1000_speed_duplex_type;
87
88/* Flow Control Settings */
89typedef enum {
120a5d0d
JB		 90 E1000_FC_NONE = 0,
91 E1000_FC_RX_PAUSE = 1,
92 E1000_FC_TX_PAUSE = 2,
93 E1000_FC_FULL = 3,
94 E1000_FC_DEFAULT = 0xFF
1da177e4
LT		 95} e1000_fc_type;
96
d37ea5d5 97struct e1000_shadow_ram {
120a5d0d
JB		 98 u16 eeprom_word;
99 bool modified;
d37ea5d5
AK		 100};
101
1da177e4
LT		 102/* PCI bus types */
103typedef enum {
120a5d0d
JB		 104 e1000_bus_type_unknown = 0,
105 e1000_bus_type_pci,
106 e1000_bus_type_pcix,
107 e1000_bus_type_reserved
1da177e4
LT		 108} e1000_bus_type;
109
110/* PCI bus speeds */
111typedef enum {
120a5d0d
JB		 112 e1000_bus_speed_unknown = 0,
113 e1000_bus_speed_33,
114 e1000_bus_speed_66,
115 e1000_bus_speed_100,
116 e1000_bus_speed_120,
117 e1000_bus_speed_133,
118 e1000_bus_speed_reserved
1da177e4
LT		 119} e1000_bus_speed;
120
121/* PCI bus widths */
122typedef enum {
120a5d0d
JB		 123 e1000_bus_width_unknown = 0,
124 e1000_bus_width_32,
125 e1000_bus_width_64,
126 e1000_bus_width_reserved
1da177e4
LT		 127} e1000_bus_width;
128
129/* PHY status info structure and supporting enums */
130typedef enum {
120a5d0d
JB		 131 e1000_cable_length_50 = 0,
132 e1000_cable_length_50_80,
133 e1000_cable_length_80_110,
134 e1000_cable_length_110_140,
135 e1000_cable_length_140,
136 e1000_cable_length_undefined = 0xFF
1da177e4
LT		 137} e1000_cable_length;
138
6418ecc6 139typedef enum {
120a5d0d
JB		 140 e1000_gg_cable_length_60 = 0,
141 e1000_gg_cable_length_60_115 = 1,
142 e1000_gg_cable_length_115_150 = 2,
143 e1000_gg_cable_length_150 = 4
6418ecc6
JK		 144} e1000_gg_cable_length;
145
1da177e4 146typedef enum {
120a5d0d
JB		 147 e1000_igp_cable_length_10 = 10,
148 e1000_igp_cable_length_20 = 20,
149 e1000_igp_cable_length_30 = 30,
150 e1000_igp_cable_length_40 = 40,
151 e1000_igp_cable_length_50 = 50,
152 e1000_igp_cable_length_60 = 60,
153 e1000_igp_cable_length_70 = 70,
154 e1000_igp_cable_length_80 = 80,
155 e1000_igp_cable_length_90 = 90,
156 e1000_igp_cable_length_100 = 100,
157 e1000_igp_cable_length_110 = 110,
158 e1000_igp_cable_length_115 = 115,
159 e1000_igp_cable_length_120 = 120,
160 e1000_igp_cable_length_130 = 130,
161 e1000_igp_cable_length_140 = 140,
162 e1000_igp_cable_length_150 = 150,
163 e1000_igp_cable_length_160 = 160,
164 e1000_igp_cable_length_170 = 170,
165 e1000_igp_cable_length_180 = 180
1da177e4
LT		 166} e1000_igp_cable_length;
167
168typedef enum {
120a5d0d
JB		 169 e1000_10bt_ext_dist_enable_normal = 0,
170 e1000_10bt_ext_dist_enable_lower,
171 e1000_10bt_ext_dist_enable_undefined = 0xFF
1da177e4
LT		 172} e1000_10bt_ext_dist_enable;
173
174typedef enum {
120a5d0d
JB		 175 e1000_rev_polarity_normal = 0,
176 e1000_rev_polarity_reversed,
177 e1000_rev_polarity_undefined = 0xFF
1da177e4
LT		 178} e1000_rev_polarity;
179
180typedef enum {
120a5d0d
JB		 181 e1000_downshift_normal = 0,
182 e1000_downshift_activated,
183 e1000_downshift_undefined = 0xFF
1da177e4
LT		 184} e1000_downshift;
185
186typedef enum {
120a5d0d
JB		 187 e1000_smart_speed_default = 0,
188 e1000_smart_speed_on,
189 e1000_smart_speed_off
1da177e4
LT		 190} e1000_smart_speed;
191
192typedef enum {
120a5d0d
JB		 193 e1000_polarity_reversal_enabled = 0,
194 e1000_polarity_reversal_disabled,
195 e1000_polarity_reversal_undefined = 0xFF
1da177e4
LT		 196} e1000_polarity_reversal;
197
198typedef enum {
120a5d0d
JB		 199 e1000_auto_x_mode_manual_mdi = 0,
200 e1000_auto_x_mode_manual_mdix,
201 e1000_auto_x_mode_auto1,
202 e1000_auto_x_mode_auto2,
203 e1000_auto_x_mode_undefined = 0xFF
1da177e4
LT		 204} e1000_auto_x_mode;
205
206typedef enum {
120a5d0d
JB		 207 e1000_1000t_rx_status_not_ok = 0,
208 e1000_1000t_rx_status_ok,
209 e1000_1000t_rx_status_undefined = 0xFF
1da177e4
LT		 210} e1000_1000t_rx_status;
211
212typedef enum {
5377a416
DB		 213 e1000_phy_m88 = 0,
214 e1000_phy_igp,
215 e1000_phy_8211,
216 e1000_phy_8201,
217 e1000_phy_undefined = 0xFF
1da177e4
LT		 218} e1000_phy_type;
219
220typedef enum {
120a5d0d
JB		 221 e1000_ms_hw_default = 0,
222 e1000_ms_force_master,
223 e1000_ms_force_slave,
224 e1000_ms_auto
1da177e4
LT		 225} e1000_ms_type;
226
227typedef enum {
120a5d0d
JB		 228 e1000_ffe_config_enabled = 0,
229 e1000_ffe_config_active,
230 e1000_ffe_config_blocked
1da177e4
LT		 231} e1000_ffe_config;
232
233typedef enum {
120a5d0d
JB		 234 e1000_dsp_config_disabled = 0,
235 e1000_dsp_config_enabled,
236 e1000_dsp_config_activated,
237 e1000_dsp_config_undefined = 0xFF
1da177e4
LT		 238} e1000_dsp_config;
239
240struct e1000_phy_info {
120a5d0d
JB		 241 e1000_cable_length cable_length;
242 e1000_10bt_ext_dist_enable extended_10bt_distance;
243 e1000_rev_polarity cable_polarity;
244 e1000_downshift downshift;
245 e1000_polarity_reversal polarity_correction;
246 e1000_auto_x_mode mdix_mode;
247 e1000_1000t_rx_status local_rx;
248 e1000_1000t_rx_status remote_rx;
1da177e4
LT		 249};
250
251struct e1000_phy_stats {
120a5d0d
JB		 252 u32 idle_errors;
253 u32 receive_errors;
1da177e4
LT		 254};
255
256struct e1000_eeprom_info {
120a5d0d
JB		 257 e1000_eeprom_type type;
258 u16 word_size;
259 u16 opcode_bits;
260 u16 address_bits;
261 u16 delay_usec;
262 u16 page_size;
1da177e4
LT		 263};
264
2d7edb92
MC		 265/* Flex ASF Information */
266#define E1000_HOST_IF_MAX_SIZE 2048
267
268typedef enum {
120a5d0d
JB		 269 e1000_byte_align = 0,
270 e1000_word_align = 1,
271 e1000_dword_align = 2
2d7edb92
MC		 272} e1000_align_type;
273
1da177e4
LT		 274/* Error Codes */
275#define E1000_SUCCESS 0
276#define E1000_ERR_EEPROM 1
277#define E1000_ERR_PHY 2
278#define E1000_ERR_CONFIG 3
279#define E1000_ERR_PARAM 4
280#define E1000_ERR_MAC_TYPE 5
281#define E1000_ERR_PHY_TYPE 6
2d7edb92
MC		 282#define E1000_ERR_RESET 9
283#define E1000_ERR_MASTER_REQUESTS_PENDING 10
284#define E1000_ERR_HOST_INTERFACE_COMMAND 11
285#define E1000_BLK_PHY_RESET 12
1da177e4 286
2a88c173
JK		 287#define E1000_BYTE_SWAP_WORD(_value) ((((_value) & 0x00ff) << 8) | \
288 (((_value) & 0xff00) >> 8))
289
1da177e4
LT		 290/* Function prototypes */
291/* Initialization */
406874a7
JP		 292s32 e1000_reset_hw(struct e1000_hw *hw);
293s32 e1000_init_hw(struct e1000_hw *hw);
294s32 e1000_set_mac_type(struct e1000_hw *hw);
1da177e4
LT		 295void e1000_set_media_type(struct e1000_hw *hw);
296
297/* Link Configuration */
406874a7
JP		 298s32 e1000_setup_link(struct e1000_hw *hw);
299s32 e1000_phy_setup_autoneg(struct e1000_hw *hw);
1da177e4 300void e1000_config_collision_dist(struct e1000_hw *hw);
406874a7 301s32 e1000_check_for_link(struct e1000_hw *hw);
120a5d0d 302s32 e1000_get_speed_and_duplex(struct e1000_hw *hw, u16 * speed, u16 * duplex);
406874a7 303s32 e1000_force_mac_fc(struct e1000_hw *hw);
1da177e4
LT		 304
305/* PHY */
120a5d0d 306s32 e1000_read_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 * phy_data);
406874a7
JP		 307s32 e1000_write_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 data);
308s32 e1000_phy_hw_reset(struct e1000_hw *hw);
309s32 e1000_phy_reset(struct e1000_hw *hw);
310s32 e1000_phy_get_info(struct e1000_hw *hw, struct e1000_phy_info *phy_info);
311s32 e1000_validate_mdi_setting(struct e1000_hw *hw);
90fb5135 312
1da177e4 313/* EEPROM Functions */
406874a7 314s32 e1000_init_eeprom_params(struct e1000_hw *hw);
2d7edb92
MC		 315
316/* MNG HOST IF functions */
406874a7 317u32 e1000_enable_mng_pass_thru(struct e1000_hw *hw);
2d7edb92
MC		 318
319#define E1000_MNG_DHCP_TX_PAYLOAD_CMD 64
120a5d0d 320#define E1000_HI_MAX_MNG_DATA_LENGTH 0x6F8 /* Host Interface data length */
2d7edb92 321
120a5d0d
JB		 322#define E1000_MNG_DHCP_COMMAND_TIMEOUT 10 /* Time in ms to process MNG command */
323#define E1000_MNG_DHCP_COOKIE_OFFSET 0x6F0 /* Cookie offset */
324#define E1000_MNG_DHCP_COOKIE_LENGTH 0x10 /* Cookie length */
8fc897b0 325#define E1000_MNG_IAMT_MODE 0x3
d37ea5d5 326#define E1000_MNG_ICH_IAMT_MODE 0x2
120a5d0d 327#define E1000_IAMT_SIGNATURE 0x544D4149 /* Intel(R) Active Management Technology signature */
2d7edb92 328
120a5d0d
JB		 329#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT 0x1 /* DHCP parsing enabled */
330#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT 0x2 /* DHCP parsing enabled */
2d7edb92
MC		 331#define E1000_VFTA_ENTRY_SHIFT 0x5
332#define E1000_VFTA_ENTRY_MASK 0x7F
333#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK 0x1F
334
335struct e1000_host_mng_command_header {
120a5d0d
JB		 336 u8 command_id;
337 u8 checksum;
338 u16 reserved1;
339 u16 reserved2;
340 u16 command_length;
2d7edb92
MC		 341};
342
343struct e1000_host_mng_command_info {
120a5d0d
JB		 344 struct e1000_host_mng_command_header command_header; /* Command Head/Command Result Head has 4 bytes */
345 u8 command_data[E1000_HI_MAX_MNG_DATA_LENGTH]; /* Command data can length 0..0x658 */
2d7edb92
MC		 346};
347#ifdef __BIG_ENDIAN
120a5d0d
JB		 348struct e1000_host_mng_dhcp_cookie {
349 u32 signature;
350 u16 vlan_id;
351 u8 reserved0;
352 u8 status;
353 u32 reserved1;
354 u8 checksum;
355 u8 reserved3;
356 u16 reserved2;
2d7edb92
MC		 357};
358#else
120a5d0d
JB		 359struct e1000_host_mng_dhcp_cookie {
360 u32 signature;
361 u8 status;
362 u8 reserved0;
363 u16 vlan_id;
364 u32 reserved1;
365 u16 reserved2;
366 u8 reserved3;
367 u8 checksum;
2d7edb92
MC		 368};
369#endif
370
c3033b01 371bool e1000_check_mng_mode(struct e1000_hw *hw);
120a5d0d 372s32 e1000_read_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);
406874a7
JP		 373s32 e1000_validate_eeprom_checksum(struct e1000_hw *hw);
374s32 e1000_update_eeprom_checksum(struct e1000_hw *hw);
120a5d0d
JB		 375s32 e1000_write_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);
376s32 e1000_read_mac_addr(struct e1000_hw *hw);
1da177e4
LT		 377
378/* Filters (multicast, vlan, receive) */
406874a7
JP		 379u32 e1000_hash_mc_addr(struct e1000_hw *hw, u8 * mc_addr);
380void e1000_mta_set(struct e1000_hw *hw, u32 hash_value);
381void e1000_rar_set(struct e1000_hw *hw, u8 * mc_addr, u32 rar_index);
382void e1000_write_vfta(struct e1000_hw *hw, u32 offset, u32 value);
1da177e4
LT		 383
384/* LED functions */
406874a7
JP		 385s32 e1000_setup_led(struct e1000_hw *hw);
386s32 e1000_cleanup_led(struct e1000_hw *hw);
387s32 e1000_led_on(struct e1000_hw *hw);
388s32 e1000_led_off(struct e1000_hw *hw);
389s32 e1000_blink_led_start(struct e1000_hw *hw);
1da177e4
LT		 390
391/* Adaptive IFS Functions */
392
393/* Everything else */
1da177e4
LT		 394void e1000_reset_adaptive(struct e1000_hw *hw);
395void e1000_update_adaptive(struct e1000_hw *hw);
120a5d0d
JB		 396void e1000_tbi_adjust_stats(struct e1000_hw *hw, struct e1000_hw_stats *stats,
397 u32 frame_len, u8 * mac_addr);
1da177e4
LT		 398void e1000_get_bus_info(struct e1000_hw *hw);
399void e1000_pci_set_mwi(struct e1000_hw *hw);
400void e1000_pci_clear_mwi(struct e1000_hw *hw);
007755eb
PO		 401void e1000_pcix_set_mmrbc(struct e1000_hw *hw, int mmrbc);
402int e1000_pcix_get_mmrbc(struct e1000_hw *hw);
1da177e4 403/* Port I/O is only supported on 82544 and newer */
406874a7 404void e1000_io_write(struct e1000_hw *hw, unsigned long port, u32 value);
d37ea5d5 405
d37ea5d5
AK		 406#define E1000_READ_REG_IO(a, reg) \
407 e1000_read_reg_io((a), E1000_##reg)
408#define E1000_WRITE_REG_IO(a, reg, val) \
409 e1000_write_reg_io((a), E1000_##reg, val)
1da177e4
LT		 410
411/* PCI Device IDs */
412#define E1000_DEV_ID_82542 0x1000
413#define E1000_DEV_ID_82543GC_FIBER 0x1001
414#define E1000_DEV_ID_82543GC_COPPER 0x1004
415#define E1000_DEV_ID_82544EI_COPPER 0x1008
416#define E1000_DEV_ID_82544EI_FIBER 0x1009
417#define E1000_DEV_ID_82544GC_COPPER 0x100C
418#define E1000_DEV_ID_82544GC_LOM 0x100D
419#define E1000_DEV_ID_82540EM 0x100E
420#define E1000_DEV_ID_82540EM_LOM 0x1015
421#define E1000_DEV_ID_82540EP_LOM 0x1016
422#define E1000_DEV_ID_82540EP 0x1017
423#define E1000_DEV_ID_82540EP_LP 0x101E
424#define E1000_DEV_ID_82545EM_COPPER 0x100F
425#define E1000_DEV_ID_82545EM_FIBER 0x1011
426#define E1000_DEV_ID_82545GM_COPPER 0x1026
427#define E1000_DEV_ID_82545GM_FIBER 0x1027
428#define E1000_DEV_ID_82545GM_SERDES 0x1028
429#define E1000_DEV_ID_82546EB_COPPER 0x1010
430#define E1000_DEV_ID_82546EB_FIBER 0x1012
431#define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D
432#define E1000_DEV_ID_82541EI 0x1013
433#define E1000_DEV_ID_82541EI_MOBILE 0x1018
d37ea5d5 434#define E1000_DEV_ID_82541ER_LOM 0x1014
1da177e4
LT		 435#define E1000_DEV_ID_82541ER 0x1078
436#define E1000_DEV_ID_82547GI 0x1075
437#define E1000_DEV_ID_82541GI 0x1076
438#define E1000_DEV_ID_82541GI_MOBILE 0x1077
439#define E1000_DEV_ID_82541GI_LF 0x107C
440#define E1000_DEV_ID_82546GB_COPPER 0x1079
441#define E1000_DEV_ID_82546GB_FIBER 0x107A
442#define E1000_DEV_ID_82546GB_SERDES 0x107B
443#define E1000_DEV_ID_82546GB_PCIE 0x108A
b7ee49db 444#define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099
1da177e4 445#define E1000_DEV_ID_82547EI 0x1019
d37ea5d5 446#define E1000_DEV_ID_82547EI_MOBILE 0x101A
b7ee49db 447#define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 0x10B5
5377a416 448#define E1000_DEV_ID_INTEL_CE4100_GBE 0x2E6E
1da177e4
LT		 449
450#define NODE_ADDRESS_SIZE 6
451#define ETH_LENGTH_OF_ADDRESS 6
452
453/* MAC decode size is 128K - This is the size of BAR0 */
454#define MAC_DECODE_SIZE (128 * 1024)
455
456#define E1000_82542_2_0_REV_ID 2
457#define E1000_82542_2_1_REV_ID 3
458#define E1000_REVISION_0 0
459#define E1000_REVISION_1 1
460#define E1000_REVISION_2 2
2d7edb92 461#define E1000_REVISION_3 3
1da177e4
LT		 462
463#define SPEED_10 10
464#define SPEED_100 100
465#define SPEED_1000 1000
466#define HALF_DUPLEX 1
467#define FULL_DUPLEX 2
468
469/* The sizes (in bytes) of a ethernet packet */
470#define ENET_HEADER_SIZE 14
120a5d0d 471#define MINIMUM_ETHERNET_FRAME_SIZE 64 /* With FCS */
1da177e4 472#define ETHERNET_FCS_SIZE 4
1da177e4
LT		 473#define MINIMUM_ETHERNET_PACKET_SIZE \
474 (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)
475#define CRC_LENGTH ETHERNET_FCS_SIZE
476#define MAX_JUMBO_FRAME_SIZE 0x3F00
477
1da177e4 478/* 802.1q VLAN Packet Sizes */
120a5d0d 479#define VLAN_TAG_SIZE 4 /* 802.3ac tag (not DMAed) */
1da177e4
LT		 480
481/* Ethertype field values */
120a5d0d
JB		 482#define ETHERNET_IEEE_VLAN_TYPE 0x8100 /* 802.3ac packet */
483#define ETHERNET_IP_TYPE 0x0800 /* IP packets */
484#define ETHERNET_ARP_TYPE 0x0806 /* Address Resolution Protocol (ARP) */
1da177e4
LT		 485
486/* Packet Header defines */
487#define IP_PROTOCOL_TCP 6
488#define IP_PROTOCOL_UDP 0x11
489
490/* This defines the bits that are set in the Interrupt Mask
491 * Set/Read Register. Each bit is documented below:
492 * o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
493 * o RXSEQ = Receive Sequence Error
494 */
495#define POLL_IMS_ENABLE_MASK ( \
496 E1000_IMS_RXDMT0 | \
497 E1000_IMS_RXSEQ)
498
499/* This defines the bits that are set in the Interrupt Mask
500 * Set/Read Register. Each bit is documented below:
501 * o RXT0 = Receiver Timer Interrupt (ring 0)
502 * o TXDW = Transmit Descriptor Written Back
503 * o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
504 * o RXSEQ = Receive Sequence Error
505 * o LSC = Link Status Change
506 */
507#define IMS_ENABLE_MASK ( \
508 E1000_IMS_RXT0 | \
509 E1000_IMS_TXDW | \
510 E1000_IMS_RXDMT0 | \
511 E1000_IMS_RXSEQ | \
512 E1000_IMS_LSC)
513
514/* Number of high/low register pairs in the RAR. The RAR (Receive Address
515 * Registers) holds the directed and multicast addresses that we monitor. We
516 * reserve one of these spots for our directed address, allowing us room for
517 * E1000_RAR_ENTRIES - 1 multicast addresses.
518 */
519#define E1000_RAR_ENTRIES 15
90fb5135 520
4f5f2317
JK		 521#define MIN_NUMBER_OF_DESCRIPTORS 8
522#define MAX_NUMBER_OF_DESCRIPTORS 0xFFF8
1da177e4
LT		 523
524/* Receive Descriptor */
525struct e1000_rx_desc {
120a5d0d
JB		 526 __le64 buffer_addr; /* Address of the descriptor's data buffer */
527 __le16 length; /* Length of data DMAed into data buffer */
528 __le16 csum; /* Packet checksum */
529 u8 status; /* Descriptor status */
530 u8 errors; /* Descriptor Errors */
531 __le16 special;
1da177e4
LT		 532};
533
2d7edb92
MC		 534/* Receive Descriptor - Extended */
535union e1000_rx_desc_extended {
120a5d0d
JB		 536 struct {
537 __le64 buffer_addr;
538 __le64 reserved;
539 } read;
540 struct {
541 struct {
542 __le32 mrq; /* Multiple Rx Queues */
543 union {
544 __le32 rss; /* RSS Hash */
545 struct {
546 __le16 ip_id; /* IP id */
547 __le16 csum; /* Packet Checksum */
548 } csum_ip;
549 } hi_dword;
550 } lower;
551 struct {
552 __le32 status_error; /* ext status/error */
553 __le16 length;
554 __le16 vlan; /* VLAN tag */
555 } upper;
556 } wb; /* writeback */
2d7edb92
MC		 557};
558
559#define MAX_PS_BUFFERS 4
560/* Receive Descriptor - Packet Split */
561union e1000_rx_desc_packet_split {
120a5d0d
JB		 562 struct {
563 /* one buffer for protocol header(s), three data buffers */
564 __le64 buffer_addr[MAX_PS_BUFFERS];
565 } read;
566 struct {
567 struct {
568 __le32 mrq; /* Multiple Rx Queues */
569 union {
570 __le32 rss; /* RSS Hash */
571 struct {
572 __le16 ip_id; /* IP id */
573 __le16 csum; /* Packet Checksum */
574 } csum_ip;
575 } hi_dword;
576 } lower;
577 struct {
578 __le32 status_error; /* ext status/error */
579 __le16 length0; /* length of buffer 0 */
580 __le16 vlan; /* VLAN tag */
581 } middle;
582 struct {
583 __le16 header_status;
584 __le16 length[3]; /* length of buffers 1-3 */
585 } upper;
586 __le64 reserved;
587 } wb; /* writeback */
2d7edb92
MC		 588};
589
120a5d0d
JB		 590/* Receive Descriptor bit definitions */
591#define E1000_RXD_STAT_DD 0x01 /* Descriptor Done */
592#define E1000_RXD_STAT_EOP 0x02 /* End of Packet */
593#define E1000_RXD_STAT_IXSM 0x04 /* Ignore checksum */
594#define E1000_RXD_STAT_VP 0x08 /* IEEE VLAN Packet */
595#define E1000_RXD_STAT_UDPCS 0x10 /* UDP xsum calculated */
596#define E1000_RXD_STAT_TCPCS 0x20 /* TCP xsum calculated */
597#define E1000_RXD_STAT_IPCS 0x40 /* IP xsum calculated */
598#define E1000_RXD_STAT_PIF 0x80 /* passed in-exact filter */
599#define E1000_RXD_STAT_IPIDV 0x200 /* IP identification valid */
600#define E1000_RXD_STAT_UDPV 0x400 /* Valid UDP checksum */
601#define E1000_RXD_STAT_ACK 0x8000 /* ACK Packet indication */
602#define E1000_RXD_ERR_CE 0x01 /* CRC Error */
603#define E1000_RXD_ERR_SE 0x02 /* Symbol Error */
604#define E1000_RXD_ERR_SEQ 0x04 /* Sequence Error */
605#define E1000_RXD_ERR_CXE 0x10 /* Carrier Extension Error */
606#define E1000_RXD_ERR_TCPE 0x20 /* TCP/UDP Checksum Error */
607#define E1000_RXD_ERR_IPE 0x40 /* IP Checksum Error */
608#define E1000_RXD_ERR_RXE 0x80 /* Rx Data Error */
609#define E1000_RXD_SPC_VLAN_MASK 0x0FFF /* VLAN ID is in lower 12 bits */
610#define E1000_RXD_SPC_PRI_MASK 0xE000 /* Priority is in upper 3 bits */
2d7edb92 611#define E1000_RXD_SPC_PRI_SHIFT 13
120a5d0d 612#define E1000_RXD_SPC_CFI_MASK 0x1000 /* CFI is bit 12 */
2d7edb92
MC		 613#define E1000_RXD_SPC_CFI_SHIFT 12
614
615#define E1000_RXDEXT_STATERR_CE 0x01000000
616#define E1000_RXDEXT_STATERR_SE 0x02000000
617#define E1000_RXDEXT_STATERR_SEQ 0x04000000
618#define E1000_RXDEXT_STATERR_CXE 0x10000000
619#define E1000_RXDEXT_STATERR_TCPE 0x20000000
620#define E1000_RXDEXT_STATERR_IPE 0x40000000
621#define E1000_RXDEXT_STATERR_RXE 0x80000000
622
623#define E1000_RXDPS_HDRSTAT_HDRSP 0x00008000
624#define E1000_RXDPS_HDRSTAT_HDRLEN_MASK 0x000003FF
1da177e4
LT		 625
626/* mask to determine if packets should be dropped due to frame errors */
627#define E1000_RXD_ERR_FRAME_ERR_MASK ( \
628 E1000_RXD_ERR_CE | \
629 E1000_RXD_ERR_SE | \
630 E1000_RXD_ERR_SEQ | \
631 E1000_RXD_ERR_CXE | \
632 E1000_RXD_ERR_RXE)
633
2d7edb92
MC		 634/* Same mask, but for extended and packet split descriptors */
635#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \
636 E1000_RXDEXT_STATERR_CE | \
637 E1000_RXDEXT_STATERR_SE | \
638 E1000_RXDEXT_STATERR_SEQ | \
639 E1000_RXDEXT_STATERR_CXE | \
640 E1000_RXDEXT_STATERR_RXE)
641
1da177e4
LT		 642/* Transmit Descriptor */
643struct e1000_tx_desc {
120a5d0d
JB		 644 __le64 buffer_addr; /* Address of the descriptor's data buffer */
645 union {
646 __le32 data;
647 struct {
648 __le16 length; /* Data buffer length */
649 u8 cso; /* Checksum offset */
650 u8 cmd; /* Descriptor control */
651 } flags;
652 } lower;
653 union {
654 __le32 data;
655 struct {
656 u8 status; /* Descriptor status */
657 u8 css; /* Checksum start */
658 __le16 special;
659 } fields;
660 } upper;
1da177e4
LT		 661};
662
663/* Transmit Descriptor bit definitions */
120a5d0d
JB		 664#define E1000_TXD_DTYP_D 0x00100000 /* Data Descriptor */
665#define E1000_TXD_DTYP_C 0x00000000 /* Context Descriptor */
666#define E1000_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */
667#define E1000_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */
668#define E1000_TXD_CMD_EOP 0x01000000 /* End of Packet */
669#define E1000_TXD_CMD_IFCS 0x02000000 /* Insert FCS (Ethernet CRC) */
670#define E1000_TXD_CMD_IC 0x04000000 /* Insert Checksum */
671#define E1000_TXD_CMD_RS 0x08000000 /* Report Status */
672#define E1000_TXD_CMD_RPS 0x10000000 /* Report Packet Sent */
673#define E1000_TXD_CMD_DEXT 0x20000000 /* Descriptor extension (0 = legacy) */
674#define E1000_TXD_CMD_VLE 0x40000000 /* Add VLAN tag */
675#define E1000_TXD_CMD_IDE 0x80000000 /* Enable Tidv register */
676#define E1000_TXD_STAT_DD 0x00000001 /* Descriptor Done */
677#define E1000_TXD_STAT_EC 0x00000002 /* Excess Collisions */
678#define E1000_TXD_STAT_LC 0x00000004 /* Late Collisions */
679#define E1000_TXD_STAT_TU 0x00000008 /* Transmit underrun */
680#define E1000_TXD_CMD_TCP 0x01000000 /* TCP packet */
681#define E1000_TXD_CMD_IP 0x02000000 /* IP packet */
682#define E1000_TXD_CMD_TSE 0x04000000 /* TCP Seg enable */
683#define E1000_TXD_STAT_TC 0x00000004 /* Tx Underrun */
1da177e4
LT		 684
685/* Offload Context Descriptor */
686struct e1000_context_desc {
120a5d0d
JB		 687 union {
688 __le32 ip_config;
689 struct {
690 u8 ipcss; /* IP checksum start */
691 u8 ipcso; /* IP checksum offset */
692 __le16 ipcse; /* IP checksum end */
693 } ip_fields;
694 } lower_setup;
695 union {
696 __le32 tcp_config;
697 struct {
698 u8 tucss; /* TCP checksum start */
699 u8 tucso; /* TCP checksum offset */
700 __le16 tucse; /* TCP checksum end */
701 } tcp_fields;
702 } upper_setup;
703 __le32 cmd_and_length; /* */
704 union {
705 __le32 data;
706 struct {
707 u8 status; /* Descriptor status */
708 u8 hdr_len; /* Header length */
709 __le16 mss; /* Maximum segment size */
710 } fields;
711 } tcp_seg_setup;
1da177e4
LT		 712};
713
714/* Offload data descriptor */
715struct e1000_data_desc {
120a5d0d
JB		 716 __le64 buffer_addr; /* Address of the descriptor's buffer address */
717 union {
718 __le32 data;
719 struct {
720 __le16 length; /* Data buffer length */
721 u8 typ_len_ext; /* */
722 u8 cmd; /* */
723 } flags;
724 } lower;
725 union {
726 __le32 data;
727 struct {
728 u8 status; /* Descriptor status */
729 u8 popts; /* Packet Options */
730 __le16 special; /* */
731 } fields;
732 } upper;
1da177e4
LT		 733};
734
735/* Filters */
120a5d0d
JB		 736#define E1000_NUM_UNICAST 16 /* Unicast filter entries */
737#define E1000_MC_TBL_SIZE 128 /* Multicast Filter Table (4096 bits) */
738#define E1000_VLAN_FILTER_TBL_SIZE 128 /* VLAN Filter Table (4096 bits) */
1da177e4 739
1da177e4
LT		 740/* Receive Address Register */
741struct e1000_rar {
120a5d0d
JB		 742 volatile __le32 low; /* receive address low */
743 volatile __le32 high; /* receive address high */
1da177e4
LT		 744};
745
746/* Number of entries in the Multicast Table Array (MTA). */
747#define E1000_NUM_MTA_REGISTERS 128
748
749/* IPv4 Address Table Entry */
750struct e1000_ipv4_at_entry {
120a5d0d
JB		 751 volatile u32 ipv4_addr; /* IP Address (RW) */
752 volatile u32 reserved;
1da177e4
LT		 753};
754
755/* Four wakeup IP addresses are supported */
756#define E1000_WAKEUP_IP_ADDRESS_COUNT_MAX 4
757#define E1000_IP4AT_SIZE E1000_WAKEUP_IP_ADDRESS_COUNT_MAX
758#define E1000_IP6AT_SIZE 1
759
760/* IPv6 Address Table Entry */
761struct e1000_ipv6_at_entry {
120a5d0d 762 volatile u8 ipv6_addr[16];
1da177e4
LT		 763};
764
765/* Flexible Filter Length Table Entry */
766struct e1000_fflt_entry {
120a5d0d
JB		 767 volatile u32 length; /* Flexible Filter Length (RW) */
768 volatile u32 reserved;
1da177e4
LT		 769};
770
771/* Flexible Filter Mask Table Entry */
772struct e1000_ffmt_entry {
120a5d0d
JB		 773 volatile u32 mask; /* Flexible Filter Mask (RW) */
774 volatile u32 reserved;
1da177e4
LT		 775};
776
777/* Flexible Filter Value Table Entry */
778struct e1000_ffvt_entry {
120a5d0d
JB		 779 volatile u32 value; /* Flexible Filter Value (RW) */
780 volatile u32 reserved;
1da177e4
LT		 781};
782
783/* Four Flexible Filters are supported */
784#define E1000_FLEXIBLE_FILTER_COUNT_MAX 4
785
786/* Each Flexible Filter is at most 128 (0x80) bytes in length */
787#define E1000_FLEXIBLE_FILTER_SIZE_MAX 128
788
789#define E1000_FFLT_SIZE E1000_FLEXIBLE_FILTER_COUNT_MAX
790#define E1000_FFMT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX
791#define E1000_FFVT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX
792
868d5309
MC		 793#define E1000_DISABLE_SERDES_LOOPBACK 0x0400
794
1da177e4
LT		 795/* Register Set. (82543, 82544)
796 *
797 * Registers are defined to be 32 bits and should be accessed as 32 bit values.
798 * These registers are physically located on the NIC, but are mapped into the
799 * host memory address space.
800 *
801 * RW - register is both readable and writable
802 * RO - register is read only
803 * WO - register is write only
804 * R/clr - register is read only and is cleared when read
805 * A - register array
806 */
120a5d0d
JB		 807#define E1000_CTRL 0x00000 /* Device Control - RW */
808#define E1000_CTRL_DUP 0x00004 /* Device Control Duplicate (Shadow) - RW */
809#define E1000_STATUS 0x00008 /* Device Status - RO */
810#define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */
811#define E1000_EERD 0x00014 /* EEPROM Read - RW */
812#define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */
813#define E1000_FLA 0x0001C /* Flash Access - RW */
814#define E1000_MDIC 0x00020 /* MDI Control - RW */
5377a416
DB		 815
816extern void __iomem *ce4100_gbe_mdio_base_virt;
817#define INTEL_CE_GBE_MDIO_RCOMP_BASE (ce4100_gbe_mdio_base_virt)
818#define E1000_MDIO_STS (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0)
819#define E1000_MDIO_CMD (INTEL_CE_GBE_MDIO_RCOMP_BASE + 4)
820#define E1000_MDIO_DRV (INTEL_CE_GBE_MDIO_RCOMP_BASE + 8)
821#define E1000_MDC_CMD (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0xC)
822#define E1000_RCOMP_CTL (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0x20)
823#define E1000_RCOMP_STS (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0x24)
824
120a5d0d
JB		 825#define E1000_SCTL 0x00024 /* SerDes Control - RW */
826#define E1000_FEXTNVM 0x00028 /* Future Extended NVM register */
827#define E1000_FCAL 0x00028 /* Flow Control Address Low - RW */
828#define E1000_FCAH 0x0002C /* Flow Control Address High -RW */
829#define E1000_FCT 0x00030 /* Flow Control Type - RW */
830#define E1000_VET 0x00038 /* VLAN Ether Type - RW */
831#define E1000_ICR 0x000C0 /* Interrupt Cause Read - R/clr */
832#define E1000_ITR 0x000C4 /* Interrupt Throttling Rate - RW */
833#define E1000_ICS 0x000C8 /* Interrupt Cause Set - WO */
834#define E1000_IMS 0x000D0 /* Interrupt Mask Set - RW */
835#define E1000_IMC 0x000D8 /* Interrupt Mask Clear - WO */
836#define E1000_IAM 0x000E0 /* Interrupt Acknowledge Auto Mask */
5377a416
DB		 837
838/* Auxiliary Control Register. This register is CE4100 specific,
839 * RMII/RGMII function is switched by this register - RW
840 * Following are bits definitions of the Auxiliary Control Register
841 */
842#define E1000_CTL_AUX 0x000E0
843#define E1000_CTL_AUX_END_SEL_SHIFT 10
844#define E1000_CTL_AUX_ENDIANESS_SHIFT 8
845#define E1000_CTL_AUX_RGMII_RMII_SHIFT 0
846
847/* descriptor and packet transfer use CTL_AUX.ENDIANESS */
848#define E1000_CTL_AUX_DES_PKT (0x0 << E1000_CTL_AUX_END_SEL_SHIFT)
849/* descriptor use CTL_AUX.ENDIANESS, packet use default */
850#define E1000_CTL_AUX_DES (0x1 << E1000_CTL_AUX_END_SEL_SHIFT)
851/* descriptor use default, packet use CTL_AUX.ENDIANESS */
852#define E1000_CTL_AUX_PKT (0x2 << E1000_CTL_AUX_END_SEL_SHIFT)
853/* all use CTL_AUX.ENDIANESS */
854#define E1000_CTL_AUX_ALL (0x3 << E1000_CTL_AUX_END_SEL_SHIFT)
855
856#define E1000_CTL_AUX_RGMII (0x0 << E1000_CTL_AUX_RGMII_RMII_SHIFT)
857#define E1000_CTL_AUX_RMII (0x1 << E1000_CTL_AUX_RGMII_RMII_SHIFT)
858
859/* LW little endian, Byte big endian */
860#define E1000_CTL_AUX_LWLE_BBE (0x0 << E1000_CTL_AUX_ENDIANESS_SHIFT)
861#define E1000_CTL_AUX_LWLE_BLE (0x1 << E1000_CTL_AUX_ENDIANESS_SHIFT)
862#define E1000_CTL_AUX_LWBE_BBE (0x2 << E1000_CTL_AUX_ENDIANESS_SHIFT)
863#define E1000_CTL_AUX_LWBE_BLE (0x3 << E1000_CTL_AUX_ENDIANESS_SHIFT)
864
120a5d0d
JB		 865#define E1000_RCTL 0x00100 /* RX Control - RW */
866#define E1000_RDTR1 0x02820 /* RX Delay Timer (1) - RW */
867#define E1000_RDBAL1 0x02900 /* RX Descriptor Base Address Low (1) - RW */
868#define E1000_RDBAH1 0x02904 /* RX Descriptor Base Address High (1) - RW */
869#define E1000_RDLEN1 0x02908 /* RX Descriptor Length (1) - RW */
870#define E1000_RDH1 0x02910 /* RX Descriptor Head (1) - RW */
871#define E1000_RDT1 0x02918 /* RX Descriptor Tail (1) - RW */
872#define E1000_FCTTV 0x00170 /* Flow Control Transmit Timer Value - RW */
873#define E1000_TXCW 0x00178 /* TX Configuration Word - RW */
874#define E1000_RXCW 0x00180 /* RX Configuration Word - RO */
875#define E1000_TCTL 0x00400 /* TX Control - RW */
876#define E1000_TCTL_EXT 0x00404 /* Extended TX Control - RW */
877#define E1000_TIPG 0x00410 /* TX Inter-packet gap -RW */
878#define E1000_TBT 0x00448 /* TX Burst Timer - RW */
879#define E1000_AIT 0x00458 /* Adaptive Interframe Spacing Throttle - RW */
880#define E1000_LEDCTL 0x00E00 /* LED Control - RW */
881#define E1000_EXTCNF_CTRL 0x00F00 /* Extended Configuration Control */
882#define E1000_EXTCNF_SIZE 0x00F08 /* Extended Configuration Size */
883#define E1000_PHY_CTRL 0x00F10 /* PHY Control Register in CSR */
d37ea5d5 884#define FEXTNVM_SW_CONFIG 0x0001
120a5d0d
JB		 885#define E1000_PBA 0x01000 /* Packet Buffer Allocation - RW */
886#define E1000_PBS 0x01008 /* Packet Buffer Size */
887#define E1000_EEMNGCTL 0x01010 /* MNG EEprom Control */
2d7edb92 888#define E1000_FLASH_UPDATES 1000
120a5d0d
JB		 889#define E1000_EEARBC 0x01024 /* EEPROM Auto Read Bus Control */
890#define E1000_FLASHT 0x01028 /* FLASH Timer Register */
891#define E1000_EEWR 0x0102C /* EEPROM Write Register - RW */
892#define E1000_FLSWCTL 0x01030 /* FLASH control register */
893#define E1000_FLSWDATA 0x01034 /* FLASH data register */
894#define E1000_FLSWCNT 0x01038 /* FLASH Access Counter */
895#define E1000_FLOP 0x0103C /* FLASH Opcode Register */
896#define E1000_ERT 0x02008 /* Early Rx Threshold - RW */
897#define E1000_FCRTL 0x02160 /* Flow Control Receive Threshold Low - RW */
898#define E1000_FCRTH 0x02168 /* Flow Control Receive Threshold High - RW */
899#define E1000_PSRCTL 0x02170 /* Packet Split Receive Control - RW */
900#define E1000_RDBAL 0x02800 /* RX Descriptor Base Address Low - RW */
901#define E1000_RDBAH 0x02804 /* RX Descriptor Base Address High - RW */
902#define E1000_RDLEN 0x02808 /* RX Descriptor Length - RW */
903#define E1000_RDH 0x02810 /* RX Descriptor Head - RW */
904#define E1000_RDT 0x02818 /* RX Descriptor Tail - RW */
905#define E1000_RDTR 0x02820 /* RX Delay Timer - RW */
906#define E1000_RDBAL0 E1000_RDBAL /* RX Desc Base Address Low (0) - RW */
907#define E1000_RDBAH0 E1000_RDBAH /* RX Desc Base Address High (0) - RW */
908#define E1000_RDLEN0 E1000_RDLEN /* RX Desc Length (0) - RW */
909#define E1000_RDH0 E1000_RDH /* RX Desc Head (0) - RW */
910#define E1000_RDT0 E1000_RDT /* RX Desc Tail (0) - RW */
911#define E1000_RDTR0 E1000_RDTR /* RX Delay Timer (0) - RW */
912#define E1000_RXDCTL 0x02828 /* RX Descriptor Control queue 0 - RW */
913#define E1000_RXDCTL1 0x02928 /* RX Descriptor Control queue 1 - RW */
914#define E1000_RADV 0x0282C /* RX Interrupt Absolute Delay Timer - RW */
915#define E1000_RSRPD 0x02C00 /* RX Small Packet Detect - RW */
916#define E1000_RAID 0x02C08 /* Receive Ack Interrupt Delay - RW */
917#define E1000_TXDMAC 0x03000 /* TX DMA Control - RW */
918#define E1000_KABGTXD 0x03004 /* AFE Band Gap Transmit Ref Data */
919#define E1000_TDFH 0x03410 /* TX Data FIFO Head - RW */
920#define E1000_TDFT 0x03418 /* TX Data FIFO Tail - RW */
921#define E1000_TDFHS 0x03420 /* TX Data FIFO Head Saved - RW */
922#define E1000_TDFTS 0x03428 /* TX Data FIFO Tail Saved - RW */
923#define E1000_TDFPC 0x03430 /* TX Data FIFO Packet Count - RW */
924#define E1000_TDBAL 0x03800 /* TX Descriptor Base Address Low - RW */
925#define E1000_TDBAH 0x03804 /* TX Descriptor Base Address High - RW */
926#define E1000_TDLEN 0x03808 /* TX Descriptor Length - RW */
927#define E1000_TDH 0x03810 /* TX Descriptor Head - RW */
928#define E1000_TDT 0x03818 /* TX Descripotr Tail - RW */
929#define E1000_TIDV 0x03820 /* TX Interrupt Delay Value - RW */
930#define E1000_TXDCTL 0x03828 /* TX Descriptor Control - RW */
931#define E1000_TADV 0x0382C /* TX Interrupt Absolute Delay Val - RW */
932#define E1000_TSPMT 0x03830 /* TCP Segmentation PAD & Min Threshold - RW */
933#define E1000_TARC0 0x03840 /* TX Arbitration Count (0) */
934#define E1000_TDBAL1 0x03900 /* TX Desc Base Address Low (1) - RW */
935#define E1000_TDBAH1 0x03904 /* TX Desc Base Address High (1) - RW */
936#define E1000_TDLEN1 0x03908 /* TX Desc Length (1) - RW */
937#define E1000_TDH1 0x03910 /* TX Desc Head (1) - RW */
938#define E1000_TDT1 0x03918 /* TX Desc Tail (1) - RW */
939#define E1000_TXDCTL1 0x03928 /* TX Descriptor Control (1) - RW */
940#define E1000_TARC1 0x03940 /* TX Arbitration Count (1) */
941#define E1000_CRCERRS 0x04000 /* CRC Error Count - R/clr */
942#define E1000_ALGNERRC 0x04004 /* Alignment Error Count - R/clr */
943#define E1000_SYMERRS 0x04008 /* Symbol Error Count - R/clr */
944#define E1000_RXERRC 0x0400C /* Receive Error Count - R/clr */
945#define E1000_MPC 0x04010 /* Missed Packet Count - R/clr */
946#define E1000_SCC 0x04014 /* Single Collision Count - R/clr */
947#define E1000_ECOL 0x04018 /* Excessive Collision Count - R/clr */
948#define E1000_MCC 0x0401C /* Multiple Collision Count - R/clr */
949#define E1000_LATECOL 0x04020 /* Late Collision Count - R/clr */
950#define E1000_COLC 0x04028 /* Collision Count - R/clr */
951#define E1000_DC 0x04030 /* Defer Count - R/clr */
952#define E1000_TNCRS 0x04034 /* TX-No CRS - R/clr */
953#define E1000_SEC 0x04038 /* Sequence Error Count - R/clr */
954#define E1000_CEXTERR 0x0403C /* Carrier Extension Error Count - R/clr */
955#define E1000_RLEC 0x04040 /* Receive Length Error Count - R/clr */
956#define E1000_XONRXC 0x04048 /* XON RX Count - R/clr */
957#define E1000_XONTXC 0x0404C /* XON TX Count - R/clr */
958#define E1000_XOFFRXC 0x04050 /* XOFF RX Count - R/clr */
959#define E1000_XOFFTXC 0x04054 /* XOFF TX Count - R/clr */
960#define E1000_FCRUC 0x04058 /* Flow Control RX Unsupported Count- R/clr */
961#define E1000_PRC64 0x0405C /* Packets RX (64 bytes) - R/clr */
962#define E1000_PRC127 0x04060 /* Packets RX (65-127 bytes) - R/clr */
963#define E1000_PRC255 0x04064 /* Packets RX (128-255 bytes) - R/clr */
964#define E1000_PRC511 0x04068 /* Packets RX (255-511 bytes) - R/clr */
965#define E1000_PRC1023 0x0406C /* Packets RX (512-1023 bytes) - R/clr */
966#define E1000_PRC1522 0x04070 /* Packets RX (1024-1522 bytes) - R/clr */
967#define E1000_GPRC 0x04074 /* Good Packets RX Count - R/clr */
968#define E1000_BPRC 0x04078 /* Broadcast Packets RX Count - R/clr */
969#define E1000_MPRC 0x0407C /* Multicast Packets RX Count - R/clr */
970#define E1000_GPTC 0x04080 /* Good Packets TX Count - R/clr */
971#define E1000_GORCL 0x04088 /* Good Octets RX Count Low - R/clr */
972#define E1000_GORCH 0x0408C /* Good Octets RX Count High - R/clr */
973#define E1000_GOTCL 0x04090 /* Good Octets TX Count Low - R/clr */
974#define E1000_GOTCH 0x04094 /* Good Octets TX Count High - R/clr */
975#define E1000_RNBC 0x040A0 /* RX No Buffers Count - R/clr */
976#define E1000_RUC 0x040A4 /* RX Undersize Count - R/clr */
977#define E1000_RFC 0x040A8 /* RX Fragment Count - R/clr */
978#define E1000_ROC 0x040AC /* RX Oversize Count - R/clr */
979#define E1000_RJC 0x040B0 /* RX Jabber Count - R/clr */
980#define E1000_MGTPRC 0x040B4 /* Management Packets RX Count - R/clr */
981#define E1000_MGTPDC 0x040B8 /* Management Packets Dropped Count - R/clr */
982#define E1000_MGTPTC 0x040BC /* Management Packets TX Count - R/clr */
983#define E1000_TORL 0x040C0 /* Total Octets RX Low - R/clr */
984#define E1000_TORH 0x040C4 /* Total Octets RX High - R/clr */
985#define E1000_TOTL 0x040C8 /* Total Octets TX Low - R/clr */
986#define E1000_TOTH 0x040CC /* Total Octets TX High - R/clr */
987#define E1000_TPR 0x040D0 /* Total Packets RX - R/clr */
988#define E1000_TPT 0x040D4 /* Total Packets TX - R/clr */
989#define E1000_PTC64 0x040D8 /* Packets TX (64 bytes) - R/clr */
990#define E1000_PTC127 0x040DC /* Packets TX (65-127 bytes) - R/clr */
991#define E1000_PTC255 0x040E0 /* Packets TX (128-255 bytes) - R/clr */
992#define E1000_PTC511 0x040E4 /* Packets TX (256-511 bytes) - R/clr */
993#define E1000_PTC1023 0x040E8 /* Packets TX (512-1023 bytes) - R/clr */
994#define E1000_PTC1522 0x040EC /* Packets TX (1024-1522 Bytes) - R/clr */
995#define E1000_MPTC 0x040F0 /* Multicast Packets TX Count - R/clr */
996#define E1000_BPTC 0x040F4 /* Broadcast Packets TX Count - R/clr */
997#define E1000_TSCTC 0x040F8 /* TCP Segmentation Context TX - R/clr */
998#define E1000_TSCTFC 0x040FC /* TCP Segmentation Context TX Fail - R/clr */
999#define E1000_IAC 0x04100 /* Interrupt Assertion Count */
1000#define E1000_ICRXPTC 0x04104 /* Interrupt Cause Rx Packet Timer Expire Count */
1001#define E1000_ICRXATC 0x04108 /* Interrupt Cause Rx Absolute Timer Expire Count */
1002#define E1000_ICTXPTC 0x0410C /* Interrupt Cause Tx Packet Timer Expire Count */
1003#define E1000_ICTXATC 0x04110 /* Interrupt Cause Tx Absolute Timer Expire Count */
1004#define E1000_ICTXQEC 0x04118 /* Interrupt Cause Tx Queue Empty Count */
1005#define E1000_ICTXQMTC 0x0411C /* Interrupt Cause Tx Queue Minimum Threshold Count */
1006#define E1000_ICRXDMTC 0x04120 /* Interrupt Cause Rx Descriptor Minimum Threshold Count */
1007#define E1000_ICRXOC 0x04124 /* Interrupt Cause Receiver Overrun Count */
1008#define E1000_RXCSUM 0x05000 /* RX Checksum Control - RW */
1009#define E1000_RFCTL 0x05008 /* Receive Filter Control */
1010#define E1000_MTA 0x05200 /* Multicast Table Array - RW Array */
1011#define E1000_RA 0x05400 /* Receive Address - RW Array */
1012#define E1000_VFTA 0x05600 /* VLAN Filter Table Array - RW Array */
1013#define E1000_WUC 0x05800 /* Wakeup Control - RW */
1014#define E1000_WUFC 0x05808 /* Wakeup Filter Control - RW */
1015#define E1000_WUS 0x05810 /* Wakeup Status - RO */
1016#define E1000_MANC 0x05820 /* Management Control - RW */
1017#define E1000_IPAV 0x05838 /* IP Address Valid - RW */
1018#define E1000_IP4AT 0x05840 /* IPv4 Address Table - RW Array */
1019#define E1000_IP6AT 0x05880 /* IPv6 Address Table - RW Array */
1020#define E1000_WUPL 0x05900 /* Wakeup Packet Length - RW */
1021#define E1000_WUPM 0x05A00 /* Wakeup Packet Memory - RO A */
1022#define E1000_FFLT 0x05F00 /* Flexible Filter Length Table - RW Array */
1023#define E1000_HOST_IF 0x08800 /* Host Interface */
1024#define E1000_FFMT 0x09000 /* Flexible Filter Mask Table - RW Array */
1025#define E1000_FFVT 0x09800 /* Flexible Filter Value Table - RW Array */
1026
1027#define E1000_KUMCTRLSTA 0x00034 /* MAC-PHY interface - RW */
1028#define E1000_MDPHYA 0x0003C /* PHY address - RW */
25985edc 1029#define E1000_MANC2H 0x05860 /* Management Control To Host - RW */
120a5d0d
JB		 1030#define E1000_SW_FW_SYNC 0x05B5C /* Software-Firmware Synchronization - RW */
1031
1032#define E1000_GCR 0x05B00 /* PCI-Ex Control */
1033#define E1000_GSCL_1 0x05B10 /* PCI-Ex Statistic Control #1 */
1034#define E1000_GSCL_2 0x05B14 /* PCI-Ex Statistic Control #2 */
1035#define E1000_GSCL_3 0x05B18 /* PCI-Ex Statistic Control #3 */
1036#define E1000_GSCL_4 0x05B1C /* PCI-Ex Statistic Control #4 */
1037#define E1000_FACTPS 0x05B30 /* Function Active and Power State to MNG */
1038#define E1000_SWSM 0x05B50 /* SW Semaphore */
1039#define E1000_FWSM 0x05B54 /* FW Semaphore */
1040#define E1000_FFLT_DBG 0x05F04 /* Debug Register */
1041#define E1000_HICR 0x08F00 /* Host Interface Control */
868d5309
MC		 1042
1043/* RSS registers */
120a5d0d
JB		 1044#define E1000_CPUVEC 0x02C10 /* CPU Vector Register - RW */
1045#define E1000_MRQC 0x05818 /* Multiple Receive Control - RW */
1046#define E1000_RETA 0x05C00 /* Redirection Table - RW Array */
1047#define E1000_RSSRK 0x05C80 /* RSS Random Key - RW Array */
1048#define E1000_RSSIM 0x05864 /* RSS Interrupt Mask */
1049#define E1000_RSSIR 0x05868 /* RSS Interrupt Request */
1da177e4
LT		 1050/* Register Set (82542)
1051 *
1052 * Some of the 82542 registers are located at different offsets than they are
1053 * in more current versions of the 8254x. Despite the difference in location,
1054 * the registers function in the same manner.
1055 */
5377a416 1056#define E1000_82542_CTL_AUX E1000_CTL_AUX
1da177e4
LT		 1057#define E1000_82542_CTRL E1000_CTRL
1058#define E1000_82542_CTRL_DUP E1000_CTRL_DUP
1059#define E1000_82542_STATUS E1000_STATUS
1060#define E1000_82542_EECD E1000_EECD
1061#define E1000_82542_EERD E1000_EERD
1062#define E1000_82542_CTRL_EXT E1000_CTRL_EXT
1063#define E1000_82542_FLA E1000_FLA
1064#define E1000_82542_MDIC E1000_MDIC
868d5309 1065#define E1000_82542_SCTL E1000_SCTL
d37ea5d5 1066#define E1000_82542_FEXTNVM E1000_FEXTNVM
1da177e4
LT		 1067#define E1000_82542_FCAL E1000_FCAL
1068#define E1000_82542_FCAH E1000_FCAH
1069#define E1000_82542_FCT E1000_FCT
1070#define E1000_82542_VET E1000_VET
1071#define E1000_82542_RA 0x00040
1072#define E1000_82542_ICR E1000_ICR
1073#define E1000_82542_ITR E1000_ITR
1074#define E1000_82542_ICS E1000_ICS
1075#define E1000_82542_IMS E1000_IMS
1076#define E1000_82542_IMC E1000_IMC
1077#define E1000_82542_RCTL E1000_RCTL
1078#define E1000_82542_RDTR 0x00108
1079#define E1000_82542_RDBAL 0x00110
1080#define E1000_82542_RDBAH 0x00114
1081#define E1000_82542_RDLEN 0x00118
1082#define E1000_82542_RDH 0x00120
1083#define E1000_82542_RDT 0x00128
868d5309
MC		 1084#define E1000_82542_RDTR0 E1000_82542_RDTR
1085#define E1000_82542_RDBAL0 E1000_82542_RDBAL
1086#define E1000_82542_RDBAH0 E1000_82542_RDBAH
1087#define E1000_82542_RDLEN0 E1000_82542_RDLEN
1088#define E1000_82542_RDH0 E1000_82542_RDH
1089#define E1000_82542_RDT0 E1000_82542_RDT
120a5d0d
JB		 1090#define E1000_82542_SRRCTL(_n) (0x280C + ((_n) << 8)) /* Split and Replication
1091 * RX Control - RW */
d37ea5d5 1092#define E1000_82542_DCA_RXCTRL(_n) (0x02814 + ((_n) << 8))
120a5d0d
JB		 1093#define E1000_82542_RDBAH3 0x02B04 /* RX Desc Base High Queue 3 - RW */
1094#define E1000_82542_RDBAL3 0x02B00 /* RX Desc Low Queue 3 - RW */
1095#define E1000_82542_RDLEN3 0x02B08 /* RX Desc Length Queue 3 - RW */
1096#define E1000_82542_RDH3 0x02B10 /* RX Desc Head Queue 3 - RW */
1097#define E1000_82542_RDT3 0x02B18 /* RX Desc Tail Queue 3 - RW */
1098#define E1000_82542_RDBAL2 0x02A00 /* RX Desc Base Low Queue 2 - RW */
1099#define E1000_82542_RDBAH2 0x02A04 /* RX Desc Base High Queue 2 - RW */
1100#define E1000_82542_RDLEN2 0x02A08 /* RX Desc Length Queue 2 - RW */
1101#define E1000_82542_RDH2 0x02A10 /* RX Desc Head Queue 2 - RW */
1102#define E1000_82542_RDT2 0x02A18 /* RX Desc Tail Queue 2 - RW */
868d5309
MC		 1103#define E1000_82542_RDTR1 0x00130
1104#define E1000_82542_RDBAL1 0x00138
1105#define E1000_82542_RDBAH1 0x0013C
1106#define E1000_82542_RDLEN1 0x00140
1107#define E1000_82542_RDH1 0x00148
1108#define E1000_82542_RDT1 0x00150
1da177e4
LT		 1109#define E1000_82542_FCRTH 0x00160
1110#define E1000_82542_FCRTL 0x00168
1111#define E1000_82542_FCTTV E1000_FCTTV
1112#define E1000_82542_TXCW E1000_TXCW
1113#define E1000_82542_RXCW E1000_RXCW
1114#define E1000_82542_MTA 0x00200
1115#define E1000_82542_TCTL E1000_TCTL
6418ecc6 1116#define E1000_82542_TCTL_EXT E1000_TCTL_EXT
1da177e4
LT		 1117#define E1000_82542_TIPG E1000_TIPG
1118#define E1000_82542_TDBAL 0x00420
1119#define E1000_82542_TDBAH 0x00424
1120#define E1000_82542_TDLEN 0x00428
1121#define E1000_82542_TDH 0x00430
1122#define E1000_82542_TDT 0x00438
1123#define E1000_82542_TIDV 0x00440
1124#define E1000_82542_TBT E1000_TBT
1125#define E1000_82542_AIT E1000_AIT
1126#define E1000_82542_VFTA 0x00600
1127#define E1000_82542_LEDCTL E1000_LEDCTL
1128#define E1000_82542_PBA E1000_PBA
2d7edb92
MC		 1129#define E1000_82542_PBS E1000_PBS
1130#define E1000_82542_EEMNGCTL E1000_EEMNGCTL
1131#define E1000_82542_EEARBC E1000_EEARBC
1132#define E1000_82542_FLASHT E1000_FLASHT
1133#define E1000_82542_EEWR E1000_EEWR
1134#define E1000_82542_FLSWCTL E1000_FLSWCTL
1135#define E1000_82542_FLSWDATA E1000_FLSWDATA
1136#define E1000_82542_FLSWCNT E1000_FLSWCNT
1137#define E1000_82542_FLOP E1000_FLOP
1138#define E1000_82542_EXTCNF_CTRL E1000_EXTCNF_CTRL
1139#define E1000_82542_EXTCNF_SIZE E1000_EXTCNF_SIZE
d37ea5d5 1140#define E1000_82542_PHY_CTRL E1000_PHY_CTRL
2d7edb92 1141#define E1000_82542_ERT E1000_ERT
1da177e4 1142#define E1000_82542_RXDCTL E1000_RXDCTL
d37ea5d5 1143#define E1000_82542_RXDCTL1 E1000_RXDCTL1
1da177e4
LT		 1144#define E1000_82542_RADV E1000_RADV
1145#define E1000_82542_RSRPD E1000_RSRPD
1146#define E1000_82542_TXDMAC E1000_TXDMAC
d37ea5d5 1147#define E1000_82542_KABGTXD E1000_KABGTXD
1da177e4
LT		 1148#define E1000_82542_TDFHS E1000_TDFHS
1149#define E1000_82542_TDFTS E1000_TDFTS
1150#define E1000_82542_TDFPC E1000_TDFPC
1151#define E1000_82542_TXDCTL E1000_TXDCTL
1152#define E1000_82542_TADV E1000_TADV
1153#define E1000_82542_TSPMT E1000_TSPMT
1154#define E1000_82542_CRCERRS E1000_CRCERRS
1155#define E1000_82542_ALGNERRC E1000_ALGNERRC
1156#define E1000_82542_SYMERRS E1000_SYMERRS
1157#define E1000_82542_RXERRC E1000_RXERRC
1158#define E1000_82542_MPC E1000_MPC
1159#define E1000_82542_SCC E1000_SCC
1160#define E1000_82542_ECOL E1000_ECOL
1161#define E1000_82542_MCC E1000_MCC
1162#define E1000_82542_LATECOL E1000_LATECOL
1163#define E1000_82542_COLC E1000_COLC
1164#define E1000_82542_DC E1000_DC
1165#define E1000_82542_TNCRS E1000_TNCRS
1166#define E1000_82542_SEC E1000_SEC
1167#define E1000_82542_CEXTERR E1000_CEXTERR
1168#define E1000_82542_RLEC E1000_RLEC
1169#define E1000_82542_XONRXC E1000_XONRXC
1170#define E1000_82542_XONTXC E1000_XONTXC
1171#define E1000_82542_XOFFRXC E1000_XOFFRXC
1172#define E1000_82542_XOFFTXC E1000_XOFFTXC
1173#define E1000_82542_FCRUC E1000_FCRUC
1174#define E1000_82542_PRC64 E1000_PRC64
1175#define E1000_82542_PRC127 E1000_PRC127
1176#define E1000_82542_PRC255 E1000_PRC255
1177#define E1000_82542_PRC511 E1000_PRC511
1178#define E1000_82542_PRC1023 E1000_PRC1023
1179#define E1000_82542_PRC1522 E1000_PRC1522
1180#define E1000_82542_GPRC E1000_GPRC
1181#define E1000_82542_BPRC E1000_BPRC
1182#define E1000_82542_MPRC E1000_MPRC
1183#define E1000_82542_GPTC E1000_GPTC
1184#define E1000_82542_GORCL E1000_GORCL
1185#define E1000_82542_GORCH E1000_GORCH
1186#define E1000_82542_GOTCL E1000_GOTCL
1187#define E1000_82542_GOTCH E1000_GOTCH
1188#define E1000_82542_RNBC E1000_RNBC
1189#define E1000_82542_RUC E1000_RUC
1190#define E1000_82542_RFC E1000_RFC
1191#define E1000_82542_ROC E1000_ROC
1192#define E1000_82542_RJC E1000_RJC
1193#define E1000_82542_MGTPRC E1000_MGTPRC
1194#define E1000_82542_MGTPDC E1000_MGTPDC
1195#define E1000_82542_MGTPTC E1000_MGTPTC
1196#define E1000_82542_TORL E1000_TORL
1197#define E1000_82542_TORH E1000_TORH
1198#define E1000_82542_TOTL E1000_TOTL
1199#define E1000_82542_TOTH E1000_TOTH
1200#define E1000_82542_TPR E1000_TPR
1201#define E1000_82542_TPT E1000_TPT
1202#define E1000_82542_PTC64 E1000_PTC64
1203#define E1000_82542_PTC127 E1000_PTC127
1204#define E1000_82542_PTC255 E1000_PTC255
1205#define E1000_82542_PTC511 E1000_PTC511
1206#define E1000_82542_PTC1023 E1000_PTC1023
1207#define E1000_82542_PTC1522 E1000_PTC1522
1208#define E1000_82542_MPTC E1000_MPTC
1209#define E1000_82542_BPTC E1000_BPTC
1210#define E1000_82542_TSCTC E1000_TSCTC
1211#define E1000_82542_TSCTFC E1000_TSCTFC
1212#define E1000_82542_RXCSUM E1000_RXCSUM
1213#define E1000_82542_WUC E1000_WUC
1214#define E1000_82542_WUFC E1000_WUFC
1215#define E1000_82542_WUS E1000_WUS
1216#define E1000_82542_MANC E1000_MANC
1217#define E1000_82542_IPAV E1000_IPAV
1218#define E1000_82542_IP4AT E1000_IP4AT
1219#define E1000_82542_IP6AT E1000_IP6AT
1220#define E1000_82542_WUPL E1000_WUPL
1221#define E1000_82542_WUPM E1000_WUPM
1222#define E1000_82542_FFLT E1000_FFLT
1223#define E1000_82542_TDFH 0x08010
1224#define E1000_82542_TDFT 0x08018
1225#define E1000_82542_FFMT E1000_FFMT
1226#define E1000_82542_FFVT E1000_FFVT
1227#define E1000_82542_HOST_IF E1000_HOST_IF
2d7edb92
MC		 1228#define E1000_82542_IAM E1000_IAM
1229#define E1000_82542_EEMNGCTL E1000_EEMNGCTL
1230#define E1000_82542_PSRCTL E1000_PSRCTL
1231#define E1000_82542_RAID E1000_RAID
1232#define E1000_82542_TARC0 E1000_TARC0
1233#define E1000_82542_TDBAL1 E1000_TDBAL1
1234#define E1000_82542_TDBAH1 E1000_TDBAH1
1235#define E1000_82542_TDLEN1 E1000_TDLEN1
1236#define E1000_82542_TDH1 E1000_TDH1
1237#define E1000_82542_TDT1 E1000_TDT1
1238#define E1000_82542_TXDCTL1 E1000_TXDCTL1
1239#define E1000_82542_TARC1 E1000_TARC1
1240#define E1000_82542_RFCTL E1000_RFCTL
1241#define E1000_82542_GCR E1000_GCR
1242#define E1000_82542_GSCL_1 E1000_GSCL_1
1243#define E1000_82542_GSCL_2 E1000_GSCL_2
1244#define E1000_82542_GSCL_3 E1000_GSCL_3
1245#define E1000_82542_GSCL_4 E1000_GSCL_4
1246#define E1000_82542_FACTPS E1000_FACTPS
1247#define E1000_82542_SWSM E1000_SWSM
1248#define E1000_82542_FWSM E1000_FWSM
1249#define E1000_82542_FFLT_DBG E1000_FFLT_DBG
1250#define E1000_82542_IAC E1000_IAC
1251#define E1000_82542_ICRXPTC E1000_ICRXPTC
1252#define E1000_82542_ICRXATC E1000_ICRXATC
1253#define E1000_82542_ICTXPTC E1000_ICTXPTC
1254#define E1000_82542_ICTXATC E1000_ICTXATC
1255#define E1000_82542_ICTXQEC E1000_ICTXQEC
1256#define E1000_82542_ICTXQMTC E1000_ICTXQMTC
1257#define E1000_82542_ICRXDMTC E1000_ICRXDMTC
1258#define E1000_82542_ICRXOC E1000_ICRXOC
1259#define E1000_82542_HICR E1000_HICR
1da177e4 1260
868d5309
MC		 1261#define E1000_82542_CPUVEC E1000_CPUVEC
1262#define E1000_82542_MRQC E1000_MRQC
1263#define E1000_82542_RETA E1000_RETA
1264#define E1000_82542_RSSRK E1000_RSSRK
1265#define E1000_82542_RSSIM E1000_RSSIM
1266#define E1000_82542_RSSIR E1000_RSSIR
6418ecc6
JK		 1267#define E1000_82542_KUMCTRLSTA E1000_KUMCTRLSTA
1268#define E1000_82542_SW_FW_SYNC E1000_SW_FW_SYNC
868d5309 1269
1da177e4
LT		 1270/* Statistics counters collected by the MAC */
1271struct e1000_hw_stats {
120a5d0d
JB		 1272 u64 crcerrs;
1273 u64 algnerrc;
1274 u64 symerrs;
1275 u64 rxerrc;
1276 u64 txerrc;
1277 u64 mpc;
1278 u64 scc;
1279 u64 ecol;
1280 u64 mcc;
1281 u64 latecol;
1282 u64 colc;
1283 u64 dc;
1284 u64 tncrs;
1285 u64 sec;
1286 u64 cexterr;
1287 u64 rlec;
1288 u64 xonrxc;
1289 u64 xontxc;
1290 u64 xoffrxc;
1291 u64 xofftxc;
1292 u64 fcruc;
1293 u64 prc64;
1294 u64 prc127;
1295 u64 prc255;
1296 u64 prc511;
1297 u64 prc1023;
1298 u64 prc1522;
1299 u64 gprc;
1300 u64 bprc;
1301 u64 mprc;
1302 u64 gptc;
1303 u64 gorcl;
1304 u64 gorch;
1305 u64 gotcl;
1306 u64 gotch;
1307 u64 rnbc;
1308 u64 ruc;
1309 u64 rfc;
1310 u64 roc;
1311 u64 rlerrc;
1312 u64 rjc;
1313 u64 mgprc;
1314 u64 mgpdc;
1315 u64 mgptc;
1316 u64 torl;
1317 u64 torh;
1318 u64 totl;
1319 u64 toth;
1320 u64 tpr;
1321 u64 tpt;
1322 u64 ptc64;
1323 u64 ptc127;
1324 u64 ptc255;
1325 u64 ptc511;
1326 u64 ptc1023;
1327 u64 ptc1522;
1328 u64 mptc;
1329 u64 bptc;
1330 u64 tsctc;
1331 u64 tsctfc;
1332 u64 iac;
1333 u64 icrxptc;
1334 u64 icrxatc;
1335 u64 ictxptc;
1336 u64 ictxatc;
1337 u64 ictxqec;
1338 u64 ictxqmtc;
1339 u64 icrxdmtc;
1340 u64 icrxoc;
1da177e4
LT		 1341};
1342
1343/* Structure containing variables used by the shared code (e1000_hw.c) */
1344struct e1000_hw {
120a5d0d
JB		 1345 u8 __iomem *hw_addr;
1346 u8 __iomem *flash_address;
1347 e1000_mac_type mac_type;
1348 e1000_phy_type phy_type;
1349 u32 phy_init_script;
1350 e1000_media_type media_type;
1351 void *back;
1352 struct e1000_shadow_ram *eeprom_shadow_ram;
1353 u32 flash_bank_size;
1354 u32 flash_base_addr;
1355 e1000_fc_type fc;
1356 e1000_bus_speed bus_speed;
1357 e1000_bus_width bus_width;
1358 e1000_bus_type bus_type;
bd2371eb 1359 struct e1000_eeprom_info eeprom;
120a5d0d
JB		 1360 e1000_ms_type master_slave;
1361 e1000_ms_type original_master_slave;
1362 e1000_ffe_config ffe_config_state;
1363 u32 asf_firmware_present;
1364 u32 eeprom_semaphore_present;
1365 unsigned long io_base;
1366 u32 phy_id;
1367 u32 phy_revision;
1368 u32 phy_addr;
1369 u32 original_fc;
1370 u32 txcw;
1371 u32 autoneg_failed;
1372 u32 max_frame_size;
1373 u32 min_frame_size;
1374 u32 mc_filter_type;
1375 u32 num_mc_addrs;
1376 u32 collision_delta;
1377 u32 tx_packet_delta;
1378 u32 ledctl_default;
1379 u32 ledctl_mode1;
1380 u32 ledctl_mode2;
1381 bool tx_pkt_filtering;
bd2371eb 1382 struct e1000_host_mng_dhcp_cookie mng_cookie;
120a5d0d
JB		 1383 u16 phy_spd_default;
1384 u16 autoneg_advertised;
1385 u16 pci_cmd_word;
1386 u16 fc_high_water;
1387 u16 fc_low_water;
1388 u16 fc_pause_time;
1389 u16 current_ifs_val;
1390 u16 ifs_min_val;
1391 u16 ifs_max_val;
1392 u16 ifs_step_size;
1393 u16 ifs_ratio;
1394 u16 device_id;
1395 u16 vendor_id;
1396 u16 subsystem_id;
1397 u16 subsystem_vendor_id;
1398 u8 revision_id;
1399 u8 autoneg;
1400 u8 mdix;
1401 u8 forced_speed_duplex;
1402 u8 wait_autoneg_complete;
1403 u8 dma_fairness;
1404 u8 mac_addr[NODE_ADDRESS_SIZE];
1405 u8 perm_mac_addr[NODE_ADDRESS_SIZE];
1406 bool disable_polarity_correction;
1407 bool speed_downgraded;
1408 e1000_smart_speed smart_speed;
1409 e1000_dsp_config dsp_config_state;
1410 bool get_link_status;
1411 bool serdes_has_link;
1412 bool tbi_compatibility_en;
1413 bool tbi_compatibility_on;
1414 bool laa_is_present;
1415 bool phy_reset_disable;
1416 bool initialize_hw_bits_disable;
1417 bool fc_send_xon;
1418 bool fc_strict_ieee;
1419 bool report_tx_early;
1420 bool adaptive_ifs;
1421 bool ifs_params_forced;
1422 bool in_ifs_mode;
1423 bool mng_reg_access_disabled;
1424 bool leave_av_bit_off;
1425 bool bad_tx_carr_stats_fd;
1426 bool has_smbus;
1da177e4
LT		 1427};
1428
120a5d0d
JB		 1429#define E1000_EEPROM_SWDPIN0 0x0001 /* SWDPIN 0 EEPROM Value */
1430#define E1000_EEPROM_LED_LOGIC 0x0020 /* Led Logic Word */
1431#define E1000_EEPROM_RW_REG_DATA 16 /* Offset to data in EEPROM read/write registers */
1432#define E1000_EEPROM_RW_REG_DONE 2 /* Offset to READ/WRITE done bit */
1433#define E1000_EEPROM_RW_REG_START 1 /* First bit for telling part to start operation */
1434#define E1000_EEPROM_RW_ADDR_SHIFT 2 /* Shift to the address bits */
1435#define E1000_EEPROM_POLL_WRITE 1 /* Flag for polling for write complete */
1436#define E1000_EEPROM_POLL_READ 0 /* Flag for polling for read complete */
1da177e4
LT		 1437/* Register Bit Masks */
1438/* Device Control */
120a5d0d
JB		 1439#define E1000_CTRL_FD 0x00000001 /* Full duplex.0=half; 1=full */
1440#define E1000_CTRL_BEM 0x00000002 /* Endian Mode.0=little,1=big */
1441#define E1000_CTRL_PRIOR 0x00000004 /* Priority on PCI. 0=rx,1=fair */
1442#define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 /*Blocks new Master requests */
1443#define E1000_CTRL_LRST 0x00000008 /* Link reset. 0=normal,1=reset */
1444#define E1000_CTRL_TME 0x00000010 /* Test mode. 0=normal,1=test */
1445#define E1000_CTRL_SLE 0x00000020 /* Serial Link on 0=dis,1=en */
1446#define E1000_CTRL_ASDE 0x00000020 /* Auto-speed detect enable */
1447#define E1000_CTRL_SLU 0x00000040 /* Set link up (Force Link) */
1448#define E1000_CTRL_ILOS 0x00000080 /* Invert Loss-Of Signal */
1449#define E1000_CTRL_SPD_SEL 0x00000300 /* Speed Select Mask */
1450#define E1000_CTRL_SPD_10 0x00000000 /* Force 10Mb */
1451#define E1000_CTRL_SPD_100 0x00000100 /* Force 100Mb */
1452#define E1000_CTRL_SPD_1000 0x00000200 /* Force 1Gb */
1453#define E1000_CTRL_BEM32 0x00000400 /* Big Endian 32 mode */
1454#define E1000_CTRL_FRCSPD 0x00000800 /* Force Speed */
1455#define E1000_CTRL_FRCDPX 0x00001000 /* Force Duplex */
1456#define E1000_CTRL_D_UD_EN 0x00002000 /* Dock/Undock enable */
1457#define E1000_CTRL_D_UD_POLARITY 0x00004000 /* Defined polarity of Dock/Undock indication in SDP[0] */
1458#define E1000_CTRL_FORCE_PHY_RESET 0x00008000 /* Reset both PHY ports, through PHYRST_N pin */
1459#define E1000_CTRL_EXT_LINK_EN 0x00010000 /* enable link status from external LINK_0 and LINK_1 pins */
1460#define E1000_CTRL_SWDPIN0 0x00040000 /* SWDPIN 0 value */
1461#define E1000_CTRL_SWDPIN1 0x00080000 /* SWDPIN 1 value */
1462#define E1000_CTRL_SWDPIN2 0x00100000 /* SWDPIN 2 value */
1463#define E1000_CTRL_SWDPIN3 0x00200000 /* SWDPIN 3 value */
1464#define E1000_CTRL_SWDPIO0 0x00400000 /* SWDPIN 0 Input or output */
1465#define E1000_CTRL_SWDPIO1 0x00800000 /* SWDPIN 1 input or output */
1466#define E1000_CTRL_SWDPIO2 0x01000000 /* SWDPIN 2 input or output */
1467#define E1000_CTRL_SWDPIO3 0x02000000 /* SWDPIN 3 input or output */
1468#define E1000_CTRL_RST 0x04000000 /* Global reset */
1469#define E1000_CTRL_RFCE 0x08000000 /* Receive Flow Control enable */
1470#define E1000_CTRL_TFCE 0x10000000 /* Transmit flow control enable */
1471#define E1000_CTRL_RTE 0x20000000 /* Routing tag enable */
1472#define E1000_CTRL_VME 0x40000000 /* IEEE VLAN mode enable */
1473#define E1000_CTRL_PHY_RST 0x80000000 /* PHY Reset */
1474#define E1000_CTRL_SW2FW_INT 0x02000000 /* Initiate an interrupt to manageability engine */
1da177e4
LT		 1475
1476/* Device Status */
120a5d0d
JB		 1477#define E1000_STATUS_FD 0x00000001 /* Full duplex.0=half,1=full */
1478#define E1000_STATUS_LU 0x00000002 /* Link up.0=no,1=link */
1479#define E1000_STATUS_FUNC_MASK 0x0000000C /* PCI Function Mask */
2d7edb92 1480#define E1000_STATUS_FUNC_SHIFT 2
120a5d0d
JB		 1481#define E1000_STATUS_FUNC_0 0x00000000 /* Function 0 */
1482#define E1000_STATUS_FUNC_1 0x00000004 /* Function 1 */
1483#define E1000_STATUS_TXOFF 0x00000010 /* transmission paused */
1484#define E1000_STATUS_TBIMODE 0x00000020 /* TBI mode */
1da177e4 1485#define E1000_STATUS_SPEED_MASK 0x000000C0
120a5d0d
JB		 1486#define E1000_STATUS_SPEED_10 0x00000000 /* Speed 10Mb/s */
1487#define E1000_STATUS_SPEED_100 0x00000040 /* Speed 100Mb/s */
1488#define E1000_STATUS_SPEED_1000 0x00000080 /* Speed 1000Mb/s */
1489#define E1000_STATUS_LAN_INIT_DONE 0x00000200 /* Lan Init Completion
1490 by EEPROM/Flash */
1491#define E1000_STATUS_ASDV 0x00000300 /* Auto speed detect value */
1492#define E1000_STATUS_DOCK_CI 0x00000800 /* Change in Dock/Undock state. Clear on write '0'. */
1493#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000 /* Status of Master requests. */
1494#define E1000_STATUS_MTXCKOK 0x00000400 /* MTX clock running OK */
1495#define E1000_STATUS_PCI66 0x00000800 /* In 66Mhz slot */
1496#define E1000_STATUS_BUS64 0x00001000 /* In 64 bit slot */
1497#define E1000_STATUS_PCIX_MODE 0x00002000 /* PCI-X mode */
1498#define E1000_STATUS_PCIX_SPEED 0x0000C000 /* PCI-X bus speed */
1499#define E1000_STATUS_BMC_SKU_0 0x00100000 /* BMC USB redirect disabled */
1500#define E1000_STATUS_BMC_SKU_1 0x00200000 /* BMC SRAM disabled */
1501#define E1000_STATUS_BMC_SKU_2 0x00400000 /* BMC SDRAM disabled */
1502#define E1000_STATUS_BMC_CRYPTO 0x00800000 /* BMC crypto disabled */
1503#define E1000_STATUS_BMC_LITE 0x01000000 /* BMC external code execution disabled */
1504#define E1000_STATUS_RGMII_ENABLE 0x02000000 /* RGMII disabled */
6418ecc6
JK		 1505#define E1000_STATUS_FUSE_8 0x04000000
1506#define E1000_STATUS_FUSE_9 0x08000000
120a5d0d
JB		 1507#define E1000_STATUS_SERDES0_DIS 0x10000000 /* SERDES disabled on port 0 */
1508#define E1000_STATUS_SERDES1_DIS 0x20000000 /* SERDES disabled on port 1 */
1da177e4 1509
120a5d0d
JB		 1510/* Constants used to interpret the masked PCI-X bus speed. */
1511#define E1000_STATUS_PCIX_SPEED_66 0x00000000 /* PCI-X bus speed 50-66 MHz */
1512#define E1000_STATUS_PCIX_SPEED_100 0x00004000 /* PCI-X bus speed 66-100 MHz */
1513#define E1000_STATUS_PCIX_SPEED_133 0x00008000 /* PCI-X bus speed 100-133 MHz */
1da177e4
LT		 1514
1515/* EEPROM/Flash Control */
120a5d0d
JB		 1516#define E1000_EECD_SK 0x00000001 /* EEPROM Clock */
1517#define E1000_EECD_CS 0x00000002 /* EEPROM Chip Select */
1518#define E1000_EECD_DI 0x00000004 /* EEPROM Data In */
1519#define E1000_EECD_DO 0x00000008 /* EEPROM Data Out */
1da177e4 1520#define E1000_EECD_FWE_MASK 0x00000030
120a5d0d
JB		 1521#define E1000_EECD_FWE_DIS 0x00000010 /* Disable FLASH writes */
1522#define E1000_EECD_FWE_EN 0x00000020 /* Enable FLASH writes */
1da177e4 1523#define E1000_EECD_FWE_SHIFT 4
120a5d0d
JB		 1524#define E1000_EECD_REQ 0x00000040 /* EEPROM Access Request */
1525#define E1000_EECD_GNT 0x00000080 /* EEPROM Access Grant */
1526#define E1000_EECD_PRES 0x00000100 /* EEPROM Present */
1527#define E1000_EECD_SIZE 0x00000200 /* EEPROM Size (0=64 word 1=256 word) */
1528#define E1000_EECD_ADDR_BITS 0x00000400 /* EEPROM Addressing bits based on type
1529 * (0-small, 1-large) */
1530#define E1000_EECD_TYPE 0x00002000 /* EEPROM Type (1-SPI, 0-Microwire) */
1da177e4 1531#ifndef E1000_EEPROM_GRANT_ATTEMPTS
120a5d0d 1532#define E1000_EEPROM_GRANT_ATTEMPTS 1000 /* EEPROM # attempts to gain grant */
1da177e4 1533#endif
120a5d0d
JB		 1534#define E1000_EECD_AUTO_RD 0x00000200 /* EEPROM Auto Read done */
1535#define E1000_EECD_SIZE_EX_MASK 0x00007800 /* EEprom Size */
2d7edb92 1536#define E1000_EECD_SIZE_EX_SHIFT 11
120a5d0d
JB		 1537#define E1000_EECD_NVADDS 0x00018000 /* NVM Address Size */
1538#define E1000_EECD_SELSHAD 0x00020000 /* Select Shadow RAM */
1539#define E1000_EECD_INITSRAM 0x00040000 /* Initialize Shadow RAM */
1540#define E1000_EECD_FLUPD 0x00080000 /* Update FLASH */
1541#define E1000_EECD_AUPDEN 0x00100000 /* Enable Autonomous FLASH update */
1542#define E1000_EECD_SHADV 0x00200000 /* Shadow RAM Data Valid */
1543#define E1000_EECD_SEC1VAL 0x00400000 /* Sector One Valid */
fd803241 1544#define E1000_EECD_SECVAL_SHIFT 22
2d7edb92
MC		 1545#define E1000_STM_OPCODE 0xDB00
1546#define E1000_HICR_FW_RESET 0xC0
1da177e4 1547
d37ea5d5 1548#define E1000_SHADOW_RAM_WORDS 2048
2df7d59f
JK		 1549#define E1000_ICH_NVM_SIG_WORD 0x13
1550#define E1000_ICH_NVM_SIG_MASK 0xC0
d37ea5d5 1551
1da177e4 1552/* EEPROM Read */
120a5d0d
JB		 1553#define E1000_EERD_START 0x00000001 /* Start Read */
1554#define E1000_EERD_DONE 0x00000010 /* Read Done */
1da177e4 1555#define E1000_EERD_ADDR_SHIFT 8
120a5d0d 1556#define E1000_EERD_ADDR_MASK 0x0000FF00 /* Read Address */
1da177e4 1557#define E1000_EERD_DATA_SHIFT 16
120a5d0d 1558#define E1000_EERD_DATA_MASK 0xFFFF0000 /* Read Data */
1da177e4
LT		 1559
1560/* SPI EEPROM Status Register */
1561#define EEPROM_STATUS_RDY_SPI 0x01
1562#define EEPROM_STATUS_WEN_SPI 0x02
1563#define EEPROM_STATUS_BP0_SPI 0x04
1564#define EEPROM_STATUS_BP1_SPI 0x08
1565#define EEPROM_STATUS_WPEN_SPI 0x80
1566
1567/* Extended Device Control */
120a5d0d
JB		 1568#define E1000_CTRL_EXT_GPI0_EN 0x00000001 /* Maps SDP4 to GPI0 */
1569#define E1000_CTRL_EXT_GPI1_EN 0x00000002 /* Maps SDP5 to GPI1 */
1da177e4 1570#define E1000_CTRL_EXT_PHYINT_EN E1000_CTRL_EXT_GPI1_EN
120a5d0d
JB		 1571#define E1000_CTRL_EXT_GPI2_EN 0x00000004 /* Maps SDP6 to GPI2 */
1572#define E1000_CTRL_EXT_GPI3_EN 0x00000008 /* Maps SDP7 to GPI3 */
1573#define E1000_CTRL_EXT_SDP4_DATA 0x00000010 /* Value of SW Defineable Pin 4 */
1574#define E1000_CTRL_EXT_SDP5_DATA 0x00000020 /* Value of SW Defineable Pin 5 */
1da177e4 1575#define E1000_CTRL_EXT_PHY_INT E1000_CTRL_EXT_SDP5_DATA
120a5d0d
JB		 1576#define E1000_CTRL_EXT_SDP6_DATA 0x00000040 /* Value of SW Defineable Pin 6 */
1577#define E1000_CTRL_EXT_SDP7_DATA 0x00000080 /* Value of SW Defineable Pin 7 */
1578#define E1000_CTRL_EXT_SDP4_DIR 0x00000100 /* Direction of SDP4 0=in 1=out */
1579#define E1000_CTRL_EXT_SDP5_DIR 0x00000200 /* Direction of SDP5 0=in 1=out */
1580#define E1000_CTRL_EXT_SDP6_DIR 0x00000400 /* Direction of SDP6 0=in 1=out */
1581#define E1000_CTRL_EXT_SDP7_DIR 0x00000800 /* Direction of SDP7 0=in 1=out */
1582#define E1000_CTRL_EXT_ASDCHK 0x00001000 /* Initiate an ASD sequence */
1583#define E1000_CTRL_EXT_EE_RST 0x00002000 /* Reinitialize from EEPROM */
1584#define E1000_CTRL_EXT_IPS 0x00004000 /* Invert Power State */
1585#define E1000_CTRL_EXT_SPD_BYPS 0x00008000 /* Speed Select Bypass */
1586#define E1000_CTRL_EXT_RO_DIS 0x00020000 /* Relaxed Ordering disable */
1da177e4
LT		 1587#define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000
1588#define E1000_CTRL_EXT_LINK_MODE_GMII 0x00000000
1589#define E1000_CTRL_EXT_LINK_MODE_TBI 0x00C00000
35574764 1590#define E1000_CTRL_EXT_LINK_MODE_KMRN 0x00000000
6418ecc6 1591#define E1000_CTRL_EXT_LINK_MODE_SERDES 0x00C00000
35574764 1592#define E1000_CTRL_EXT_LINK_MODE_SGMII 0x00800000
1da177e4
LT		 1593#define E1000_CTRL_EXT_WR_WMARK_MASK 0x03000000
1594#define E1000_CTRL_EXT_WR_WMARK_256 0x00000000
1595#define E1000_CTRL_EXT_WR_WMARK_320 0x01000000
1596#define E1000_CTRL_EXT_WR_WMARK_384 0x02000000
1597#define E1000_CTRL_EXT_WR_WMARK_448 0x03000000
120a5d0d
JB		 1598#define E1000_CTRL_EXT_DRV_LOAD 0x10000000 /* Driver loaded bit for FW */
1599#define E1000_CTRL_EXT_IAME 0x08000000 /* Interrupt acknowledge Auto-mask */
1600#define E1000_CTRL_EXT_INT_TIMER_CLR 0x20000000 /* Clear Interrupt timers after IMS clear */
1601#define E1000_CRTL_EXT_PB_PAREN 0x01000000 /* packet buffer parity error detection enabled */
1602#define E1000_CTRL_EXT_DF_PAREN 0x02000000 /* descriptor FIFO parity error detection enable */
6418ecc6 1603#define E1000_CTRL_EXT_GHOST_PAREN 0x40000000
1da177e4
LT		 1604
1605/* MDI Control */
1606#define E1000_MDIC_DATA_MASK 0x0000FFFF
1607#define E1000_MDIC_REG_MASK 0x001F0000
1608#define E1000_MDIC_REG_SHIFT 16
1609#define E1000_MDIC_PHY_MASK 0x03E00000
1610#define E1000_MDIC_PHY_SHIFT 21
1611#define E1000_MDIC_OP_WRITE 0x04000000
1612#define E1000_MDIC_OP_READ 0x08000000
1613#define E1000_MDIC_READY 0x10000000
1614#define E1000_MDIC_INT_EN 0x20000000
1615#define E1000_MDIC_ERROR 0x40000000
1616
5377a416
DB		 1617#define INTEL_CE_GBE_MDIC_OP_WRITE 0x04000000
1618#define INTEL_CE_GBE_MDIC_OP_READ 0x00000000
1619#define INTEL_CE_GBE_MDIC_GO 0x80000000
1620#define INTEL_CE_GBE_MDIC_READ_ERROR 0x80000000
1621
6418ecc6
JK		 1622#define E1000_KUMCTRLSTA_MASK 0x0000FFFF
1623#define E1000_KUMCTRLSTA_OFFSET 0x001F0000
1624#define E1000_KUMCTRLSTA_OFFSET_SHIFT 16
1625#define E1000_KUMCTRLSTA_REN 0x00200000
1626
1627#define E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL 0x00000000
1628#define E1000_KUMCTRLSTA_OFFSET_CTRL 0x00000001
1629#define E1000_KUMCTRLSTA_OFFSET_INB_CTRL 0x00000002
1630#define E1000_KUMCTRLSTA_OFFSET_DIAG 0x00000003
1631#define E1000_KUMCTRLSTA_OFFSET_TIMEOUTS 0x00000004
1632#define E1000_KUMCTRLSTA_OFFSET_INB_PARAM 0x00000009
1633#define E1000_KUMCTRLSTA_OFFSET_HD_CTRL 0x00000010
1634#define E1000_KUMCTRLSTA_OFFSET_M2P_SERDES 0x0000001E
1635#define E1000_KUMCTRLSTA_OFFSET_M2P_MODES 0x0000001F
1636
1637/* FIFO Control */
1638#define E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS 0x00000008
1639#define E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS 0x00000800
1640
1641/* In-Band Control */
d37ea5d5 1642#define E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT 0x00000500
6418ecc6
JK		 1643#define E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING 0x00000010
1644
1645/* Half-Duplex Control */
1646#define E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT 0x00000004
1647#define E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT 0x00000000
1648
d37ea5d5
AK		 1649#define E1000_KUMCTRLSTA_OFFSET_K0S_CTRL 0x0000001E
1650
1651#define E1000_KUMCTRLSTA_DIAG_FELPBK 0x2000
1652#define E1000_KUMCTRLSTA_DIAG_NELPBK 0x1000
1653
1654#define E1000_KUMCTRLSTA_K0S_100_EN 0x2000
1655#define E1000_KUMCTRLSTA_K0S_GBE_EN 0x1000
1656#define E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK 0x0003
1657
1658#define E1000_KABGTXD_BGSQLBIAS 0x00050000
1659
1660#define E1000_PHY_CTRL_SPD_EN 0x00000001
1661#define E1000_PHY_CTRL_D0A_LPLU 0x00000002
1662#define E1000_PHY_CTRL_NOND0A_LPLU 0x00000004
1663#define E1000_PHY_CTRL_NOND0A_GBE_DISABLE 0x00000008
1664#define E1000_PHY_CTRL_GBE_DISABLE 0x00000040
1665#define E1000_PHY_CTRL_B2B_EN 0x00000080
1666
1da177e4
LT		 1667/* LED Control */
1668#define E1000_LEDCTL_LED0_MODE_MASK 0x0000000F
1669#define E1000_LEDCTL_LED0_MODE_SHIFT 0
2d7edb92 1670#define E1000_LEDCTL_LED0_BLINK_RATE 0x0000020
1da177e4
LT		 1671#define E1000_LEDCTL_LED0_IVRT 0x00000040
1672#define E1000_LEDCTL_LED0_BLINK 0x00000080
1673#define E1000_LEDCTL_LED1_MODE_MASK 0x00000F00
1674#define E1000_LEDCTL_LED1_MODE_SHIFT 8
2d7edb92 1675#define E1000_LEDCTL_LED1_BLINK_RATE 0x0002000
1da177e4
LT		 1676#define E1000_LEDCTL_LED1_IVRT 0x00004000
1677#define E1000_LEDCTL_LED1_BLINK 0x00008000
1678#define E1000_LEDCTL_LED2_MODE_MASK 0x000F0000
1679#define E1000_LEDCTL_LED2_MODE_SHIFT 16
2d7edb92 1680#define E1000_LEDCTL_LED2_BLINK_RATE 0x00200000
1da177e4
LT		 1681#define E1000_LEDCTL_LED2_IVRT 0x00400000
1682#define E1000_LEDCTL_LED2_BLINK 0x00800000
1683#define E1000_LEDCTL_LED3_MODE_MASK 0x0F000000
1684#define E1000_LEDCTL_LED3_MODE_SHIFT 24
868d5309 1685#define E1000_LEDCTL_LED3_BLINK_RATE 0x20000000
1da177e4
LT		 1686#define E1000_LEDCTL_LED3_IVRT 0x40000000
1687#define E1000_LEDCTL_LED3_BLINK 0x80000000
1688
1689#define E1000_LEDCTL_MODE_LINK_10_1000 0x0
1690#define E1000_LEDCTL_MODE_LINK_100_1000 0x1
1691#define E1000_LEDCTL_MODE_LINK_UP 0x2
1692#define E1000_LEDCTL_MODE_ACTIVITY 0x3
1693#define E1000_LEDCTL_MODE_LINK_ACTIVITY 0x4
1694#define E1000_LEDCTL_MODE_LINK_10 0x5
1695#define E1000_LEDCTL_MODE_LINK_100 0x6
1696#define E1000_LEDCTL_MODE_LINK_1000 0x7
1697#define E1000_LEDCTL_MODE_PCIX_MODE 0x8
1698#define E1000_LEDCTL_MODE_FULL_DUPLEX 0x9
1699#define E1000_LEDCTL_MODE_COLLISION 0xA
1700#define E1000_LEDCTL_MODE_BUS_SPEED 0xB
1701#define E1000_LEDCTL_MODE_BUS_SIZE 0xC
1702#define E1000_LEDCTL_MODE_PAUSED 0xD
1703#define E1000_LEDCTL_MODE_LED_ON 0xE
1704#define E1000_LEDCTL_MODE_LED_OFF 0xF
1705
1706/* Receive Address */
120a5d0d 1707#define E1000_RAH_AV 0x80000000 /* Receive descriptor valid */
1da177e4
LT		 1708
1709/* Interrupt Cause Read */
120a5d0d
JB		 1710#define E1000_ICR_TXDW 0x00000001 /* Transmit desc written back */
1711#define E1000_ICR_TXQE 0x00000002 /* Transmit Queue empty */
1712#define E1000_ICR_LSC 0x00000004 /* Link Status Change */
1713#define E1000_ICR_RXSEQ 0x00000008 /* rx sequence error */
1714#define E1000_ICR_RXDMT0 0x00000010 /* rx desc min. threshold (0) */
1715#define E1000_ICR_RXO 0x00000040 /* rx overrun */
1716#define E1000_ICR_RXT0 0x00000080 /* rx timer intr (ring 0) */
1717#define E1000_ICR_MDAC 0x00000200 /* MDIO access complete */
1718#define E1000_ICR_RXCFG 0x00000400 /* RX /c/ ordered set */
1719#define E1000_ICR_GPI_EN0 0x00000800 /* GP Int 0 */
1720#define E1000_ICR_GPI_EN1 0x00001000 /* GP Int 1 */
1721#define E1000_ICR_GPI_EN2 0x00002000 /* GP Int 2 */
1722#define E1000_ICR_GPI_EN3 0x00004000 /* GP Int 3 */
1da177e4
LT		 1723#define E1000_ICR_TXD_LOW 0x00008000
1724#define E1000_ICR_SRPD 0x00010000
120a5d0d
JB		 1725#define E1000_ICR_ACK 0x00020000 /* Receive Ack frame */
1726#define E1000_ICR_MNG 0x00040000 /* Manageability event */
1727#define E1000_ICR_DOCK 0x00080000 /* Dock/Undock */
1728#define E1000_ICR_INT_ASSERTED 0x80000000 /* If this bit asserted, the driver should claim the interrupt */
1729#define E1000_ICR_RXD_FIFO_PAR0 0x00100000 /* queue 0 Rx descriptor FIFO parity error */
1730#define E1000_ICR_TXD_FIFO_PAR0 0x00200000 /* queue 0 Tx descriptor FIFO parity error */
1731#define E1000_ICR_HOST_ARB_PAR 0x00400000 /* host arb read buffer parity error */
1732#define E1000_ICR_PB_PAR 0x00800000 /* packet buffer parity error */
1733#define E1000_ICR_RXD_FIFO_PAR1 0x01000000 /* queue 1 Rx descriptor FIFO parity error */
1734#define E1000_ICR_TXD_FIFO_PAR1 0x02000000 /* queue 1 Tx descriptor FIFO parity error */
1735#define E1000_ICR_ALL_PARITY 0x03F00000 /* all parity error bits */
1736#define E1000_ICR_DSW 0x00000020 /* FW changed the status of DISSW bit in the FWSM */
1737#define E1000_ICR_PHYINT 0x00001000 /* LAN connected device generates an interrupt */
1738#define E1000_ICR_EPRST 0x00100000 /* ME hardware reset occurs */
1da177e4
LT		 1739
1740/* Interrupt Cause Set */
120a5d0d
JB		 1741#define E1000_ICS_TXDW E1000_ICR_TXDW /* Transmit desc written back */
1742#define E1000_ICS_TXQE E1000_ICR_TXQE /* Transmit Queue empty */
1743#define E1000_ICS_LSC E1000_ICR_LSC /* Link Status Change */
1744#define E1000_ICS_RXSEQ E1000_ICR_RXSEQ /* rx sequence error */
1745#define E1000_ICS_RXDMT0 E1000_ICR_RXDMT0 /* rx desc min. threshold */
1746#define E1000_ICS_RXO E1000_ICR_RXO /* rx overrun */
1747#define E1000_ICS_RXT0 E1000_ICR_RXT0 /* rx timer intr */
1748#define E1000_ICS_MDAC E1000_ICR_MDAC /* MDIO access complete */
1749#define E1000_ICS_RXCFG E1000_ICR_RXCFG /* RX /c/ ordered set */
1750#define E1000_ICS_GPI_EN0 E1000_ICR_GPI_EN0 /* GP Int 0 */
1751#define E1000_ICS_GPI_EN1 E1000_ICR_GPI_EN1 /* GP Int 1 */
1752#define E1000_ICS_GPI_EN2 E1000_ICR_GPI_EN2 /* GP Int 2 */
1753#define E1000_ICS_GPI_EN3 E1000_ICR_GPI_EN3 /* GP Int 3 */
1da177e4
LT		 1754#define E1000_ICS_TXD_LOW E1000_ICR_TXD_LOW
1755#define E1000_ICS_SRPD E1000_ICR_SRPD
120a5d0d
JB		 1756#define E1000_ICS_ACK E1000_ICR_ACK /* Receive Ack frame */
1757#define E1000_ICS_MNG E1000_ICR_MNG /* Manageability event */
1758#define E1000_ICS_DOCK E1000_ICR_DOCK /* Dock/Undock */
1759#define E1000_ICS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 /* queue 0 Rx descriptor FIFO parity error */
1760#define E1000_ICS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 /* queue 0 Tx descriptor FIFO parity error */
1761#define E1000_ICS_HOST_ARB_PAR E1000_ICR_HOST_ARB_PAR /* host arb read buffer parity error */
1762#define E1000_ICS_PB_PAR E1000_ICR_PB_PAR /* packet buffer parity error */
1763#define E1000_ICS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 /* queue 1 Rx descriptor FIFO parity error */
1764#define E1000_ICS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 /* queue 1 Tx descriptor FIFO parity error */
d37ea5d5
AK		 1765#define E1000_ICS_DSW E1000_ICR_DSW
1766#define E1000_ICS_PHYINT E1000_ICR_PHYINT
1767#define E1000_ICS_EPRST E1000_ICR_EPRST
1da177e4
LT		 1768
1769/* Interrupt Mask Set */
120a5d0d
JB		 1770#define E1000_IMS_TXDW E1000_ICR_TXDW /* Transmit desc written back */
1771#define E1000_IMS_TXQE E1000_ICR_TXQE /* Transmit Queue empty */
1772#define E1000_IMS_LSC E1000_ICR_LSC /* Link Status Change */
1773#define E1000_IMS_RXSEQ E1000_ICR_RXSEQ /* rx sequence error */
1774#define E1000_IMS_RXDMT0 E1000_ICR_RXDMT0 /* rx desc min. threshold */
1775#define E1000_IMS_RXO E1000_ICR_RXO /* rx overrun */
1776#define E1000_IMS_RXT0 E1000_ICR_RXT0 /* rx timer intr */
1777#define E1000_IMS_MDAC E1000_ICR_MDAC /* MDIO access complete */
1778#define E1000_IMS_RXCFG E1000_ICR_RXCFG /* RX /c/ ordered set */
1779#define E1000_IMS_GPI_EN0 E1000_ICR_GPI_EN0 /* GP Int 0 */
1780#define E1000_IMS_GPI_EN1 E1000_ICR_GPI_EN1 /* GP Int 1 */
1781#define E1000_IMS_GPI_EN2 E1000_ICR_GPI_EN2 /* GP Int 2 */
1782#define E1000_IMS_GPI_EN3 E1000_ICR_GPI_EN3 /* GP Int 3 */
1da177e4
LT		 1783#define E1000_IMS_TXD_LOW E1000_ICR_TXD_LOW
1784#define E1000_IMS_SRPD E1000_ICR_SRPD
120a5d0d
JB		 1785#define E1000_IMS_ACK E1000_ICR_ACK /* Receive Ack frame */
1786#define E1000_IMS_MNG E1000_ICR_MNG /* Manageability event */
1787#define E1000_IMS_DOCK E1000_ICR_DOCK /* Dock/Undock */
1788#define E1000_IMS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 /* queue 0 Rx descriptor FIFO parity error */
1789#define E1000_IMS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 /* queue 0 Tx descriptor FIFO parity error */
1790#define E1000_IMS_HOST_ARB_PAR E1000_ICR_HOST_ARB_PAR /* host arb read buffer parity error */
1791#define E1000_IMS_PB_PAR E1000_ICR_PB_PAR /* packet buffer parity error */
1792#define E1000_IMS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 /* queue 1 Rx descriptor FIFO parity error */
1793#define E1000_IMS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 /* queue 1 Tx descriptor FIFO parity error */
d37ea5d5
AK		 1794#define E1000_IMS_DSW E1000_ICR_DSW
1795#define E1000_IMS_PHYINT E1000_ICR_PHYINT
1796#define E1000_IMS_EPRST E1000_ICR_EPRST
1da177e4
LT		 1797
1798/* Interrupt Mask Clear */
120a5d0d
JB		 1799#define E1000_IMC_TXDW E1000_ICR_TXDW /* Transmit desc written back */
1800#define E1000_IMC_TXQE E1000_ICR_TXQE /* Transmit Queue empty */
1801#define E1000_IMC_LSC E1000_ICR_LSC /* Link Status Change */
1802#define E1000_IMC_RXSEQ E1000_ICR_RXSEQ /* rx sequence error */
1803#define E1000_IMC_RXDMT0 E1000_ICR_RXDMT0 /* rx desc min. threshold */
1804#define E1000_IMC_RXO E1000_ICR_RXO /* rx overrun */
1805#define E1000_IMC_RXT0 E1000_ICR_RXT0 /* rx timer intr */
1806#define E1000_IMC_MDAC E1000_ICR_MDAC /* MDIO access complete */
1807#define E1000_IMC_RXCFG E1000_ICR_RXCFG /* RX /c/ ordered set */
1808#define E1000_IMC_GPI_EN0 E1000_ICR_GPI_EN0 /* GP Int 0 */
1809#define E1000_IMC_GPI_EN1 E1000_ICR_GPI_EN1 /* GP Int 1 */
1810#define E1000_IMC_GPI_EN2 E1000_ICR_GPI_EN2 /* GP Int 2 */
1811#define E1000_IMC_GPI_EN3 E1000_ICR_GPI_EN3 /* GP Int 3 */
1da177e4
LT		 1812#define E1000_IMC_TXD_LOW E1000_ICR_TXD_LOW
1813#define E1000_IMC_SRPD E1000_ICR_SRPD
120a5d0d
JB		 1814#define E1000_IMC_ACK E1000_ICR_ACK /* Receive Ack frame */
1815#define E1000_IMC_MNG E1000_ICR_MNG /* Manageability event */
1816#define E1000_IMC_DOCK E1000_ICR_DOCK /* Dock/Undock */
1817#define E1000_IMC_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 /* queue 0 Rx descriptor FIFO parity error */
1818#define E1000_IMC_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 /* queue 0 Tx descriptor FIFO parity error */
1819#define E1000_IMC_HOST_ARB_PAR E1000_ICR_HOST_ARB_PAR /* host arb read buffer parity error */
1820#define E1000_IMC_PB_PAR E1000_ICR_PB_PAR /* packet buffer parity error */
1821#define E1000_IMC_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 /* queue 1 Rx descriptor FIFO parity error */
1822#define E1000_IMC_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 /* queue 1 Tx descriptor FIFO parity error */
d37ea5d5
AK		 1823#define E1000_IMC_DSW E1000_ICR_DSW
1824#define E1000_IMC_PHYINT E1000_ICR_PHYINT
1825#define E1000_IMC_EPRST E1000_ICR_EPRST
1da177e4
LT		 1826
1827/* Receive Control */
120a5d0d
JB		 1828#define E1000_RCTL_RST 0x00000001 /* Software reset */
1829#define E1000_RCTL_EN 0x00000002 /* enable */
1830#define E1000_RCTL_SBP 0x00000004 /* store bad packet */
1831#define E1000_RCTL_UPE 0x00000008 /* unicast promiscuous enable */
1832#define E1000_RCTL_MPE 0x00000010 /* multicast promiscuous enab */
1833#define E1000_RCTL_LPE 0x00000020 /* long packet enable */
1834#define E1000_RCTL_LBM_NO 0x00000000 /* no loopback mode */
1835#define E1000_RCTL_LBM_MAC 0x00000040 /* MAC loopback mode */
1836#define E1000_RCTL_LBM_SLP 0x00000080 /* serial link loopback mode */
1837#define E1000_RCTL_LBM_TCVR 0x000000C0 /* tcvr loopback mode */
1838#define E1000_RCTL_DTYP_MASK 0x00000C00 /* Descriptor type mask */
1839#define E1000_RCTL_DTYP_PS 0x00000400 /* Packet Split descriptor */
1840#define E1000_RCTL_RDMTS_HALF 0x00000000 /* rx desc min threshold size */
1841#define E1000_RCTL_RDMTS_QUAT 0x00000100 /* rx desc min threshold size */
1842#define E1000_RCTL_RDMTS_EIGTH 0x00000200 /* rx desc min threshold size */
1843#define E1000_RCTL_MO_SHIFT 12 /* multicast offset shift */
1844#define E1000_RCTL_MO_0 0x00000000 /* multicast offset 11:0 */
1845#define E1000_RCTL_MO_1 0x00001000 /* multicast offset 12:1 */
1846#define E1000_RCTL_MO_2 0x00002000 /* multicast offset 13:2 */
1847#define E1000_RCTL_MO_3 0x00003000 /* multicast offset 15:4 */
1848#define E1000_RCTL_MDR 0x00004000 /* multicast desc ring 0 */
1849#define E1000_RCTL_BAM 0x00008000 /* broadcast enable */
1da177e4 1850/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */
120a5d0d
JB		 1851#define E1000_RCTL_SZ_2048 0x00000000 /* rx buffer size 2048 */
1852#define E1000_RCTL_SZ_1024 0x00010000 /* rx buffer size 1024 */
1853#define E1000_RCTL_SZ_512 0x00020000 /* rx buffer size 512 */
1854#define E1000_RCTL_SZ_256 0x00030000 /* rx buffer size 256 */
1da177e4 1855/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */
120a5d0d
JB		 1856#define E1000_RCTL_SZ_16384 0x00010000 /* rx buffer size 16384 */
1857#define E1000_RCTL_SZ_8192 0x00020000 /* rx buffer size 8192 */
1858#define E1000_RCTL_SZ_4096 0x00030000 /* rx buffer size 4096 */
1859#define E1000_RCTL_VFE 0x00040000 /* vlan filter enable */
1860#define E1000_RCTL_CFIEN 0x00080000 /* canonical form enable */
1861#define E1000_RCTL_CFI 0x00100000 /* canonical form indicator */
1862#define E1000_RCTL_DPF 0x00400000 /* discard pause frames */
1863#define E1000_RCTL_PMCF 0x00800000 /* pass MAC control frames */
1864#define E1000_RCTL_BSEX 0x02000000 /* Buffer size extension */
1865#define E1000_RCTL_SECRC 0x04000000 /* Strip Ethernet CRC */
1866#define E1000_RCTL_FLXBUF_MASK 0x78000000 /* Flexible buffer size */
1867#define E1000_RCTL_FLXBUF_SHIFT 27 /* Flexible buffer shift */
2d7edb92
MC		 1868
1869/* Use byte values for the following shift parameters
1870 * Usage:
1871 * psrctl |= (((ROUNDUP(value0, 128) >> E1000_PSRCTL_BSIZE0_SHIFT) &
1872 * E1000_PSRCTL_BSIZE0_MASK) |
1873 * ((ROUNDUP(value1, 1024) >> E1000_PSRCTL_BSIZE1_SHIFT) &
1874 * E1000_PSRCTL_BSIZE1_MASK) |
1875 * ((ROUNDUP(value2, 1024) << E1000_PSRCTL_BSIZE2_SHIFT) &
1876 * E1000_PSRCTL_BSIZE2_MASK) |
1877 * ((ROUNDUP(value3, 1024) << E1000_PSRCTL_BSIZE3_SHIFT) |;
1878 * E1000_PSRCTL_BSIZE3_MASK))
1879 * where value0 = [128..16256], default=256
1880 * value1 = [1024..64512], default=4096
1881 * value2 = [0..64512], default=4096
1882 * value3 = [0..64512], default=0
1883 */
76c224bc 1884
2d7edb92
MC		 1885#define E1000_PSRCTL_BSIZE0_MASK 0x0000007F
1886#define E1000_PSRCTL_BSIZE1_MASK 0x00003F00
1887#define E1000_PSRCTL_BSIZE2_MASK 0x003F0000
1888#define E1000_PSRCTL_BSIZE3_MASK 0x3F000000
1889
120a5d0d
JB		 1890#define E1000_PSRCTL_BSIZE0_SHIFT 7 /* Shift _right_ 7 */
1891#define E1000_PSRCTL_BSIZE1_SHIFT 2 /* Shift _right_ 2 */
1892#define E1000_PSRCTL_BSIZE2_SHIFT 6 /* Shift _left_ 6 */
1893#define E1000_PSRCTL_BSIZE3_SHIFT 14 /* Shift _left_ 14 */
1da177e4 1894
6418ecc6
JK		 1895/* SW_W_SYNC definitions */
1896#define E1000_SWFW_EEP_SM 0x0001
1897#define E1000_SWFW_PHY0_SM 0x0002
1898#define E1000_SWFW_PHY1_SM 0x0004
1899#define E1000_SWFW_MAC_CSR_SM 0x0008
1900
1da177e4 1901/* Receive Descriptor */
120a5d0d
JB		 1902#define E1000_RDT_DELAY 0x0000ffff /* Delay timer (1=1024us) */
1903#define E1000_RDT_FPDB 0x80000000 /* Flush descriptor block */
1904#define E1000_RDLEN_LEN 0x0007ff80 /* descriptor length */
1905#define E1000_RDH_RDH 0x0000ffff /* receive descriptor head */
1906#define E1000_RDT_RDT 0x0000ffff /* receive descriptor tail */
1da177e4
LT		 1907
1908/* Flow Control */
120a5d0d
JB		 1909#define E1000_FCRTH_RTH 0x0000FFF8 /* Mask Bits[15:3] for RTH */
1910#define E1000_FCRTH_XFCE 0x80000000 /* External Flow Control Enable */
1911#define E1000_FCRTL_RTL 0x0000FFF8 /* Mask Bits[15:3] for RTL */
1912#define E1000_FCRTL_XONE 0x80000000 /* Enable XON frame transmission */
1da177e4 1913
2d7edb92
MC		 1914/* Header split receive */
1915#define E1000_RFCTL_ISCSI_DIS 0x00000001
1916#define E1000_RFCTL_ISCSI_DWC_MASK 0x0000003E
1917#define E1000_RFCTL_ISCSI_DWC_SHIFT 1
1918#define E1000_RFCTL_NFSW_DIS 0x00000040
1919#define E1000_RFCTL_NFSR_DIS 0x00000080
1920#define E1000_RFCTL_NFS_VER_MASK 0x00000300
1921#define E1000_RFCTL_NFS_VER_SHIFT 8
1922#define E1000_RFCTL_IPV6_DIS 0x00000400
1923#define E1000_RFCTL_IPV6_XSUM_DIS 0x00000800
1924#define E1000_RFCTL_ACK_DIS 0x00001000
1925#define E1000_RFCTL_ACKD_DIS 0x00002000
1926#define E1000_RFCTL_IPFRSP_DIS 0x00004000
1927#define E1000_RFCTL_EXTEN 0x00008000
1928#define E1000_RFCTL_IPV6_EX_DIS 0x00010000
1929#define E1000_RFCTL_NEW_IPV6_EXT_DIS 0x00020000
1930
1da177e4 1931/* Receive Descriptor Control */
120a5d0d
JB		 1932#define E1000_RXDCTL_PTHRESH 0x0000003F /* RXDCTL Prefetch Threshold */
1933#define E1000_RXDCTL_HTHRESH 0x00003F00 /* RXDCTL Host Threshold */
1934#define E1000_RXDCTL_WTHRESH 0x003F0000 /* RXDCTL Writeback Threshold */
1935#define E1000_RXDCTL_GRAN 0x01000000 /* RXDCTL Granularity */
1da177e4
LT		 1936
1937/* Transmit Descriptor Control */
120a5d0d
JB		 1938#define E1000_TXDCTL_PTHRESH 0x0000003F /* TXDCTL Prefetch Threshold */
1939#define E1000_TXDCTL_HTHRESH 0x00003F00 /* TXDCTL Host Threshold */
1940#define E1000_TXDCTL_WTHRESH 0x003F0000 /* TXDCTL Writeback Threshold */
1941#define E1000_TXDCTL_GRAN 0x01000000 /* TXDCTL Granularity */
1942#define E1000_TXDCTL_LWTHRESH 0xFE000000 /* TXDCTL Low Threshold */
1943#define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000 /* GRAN=1, WTHRESH=1 */
1944#define E1000_TXDCTL_COUNT_DESC 0x00400000 /* Enable the counting of desc.
1945 still to be processed. */
1da177e4 1946/* Transmit Configuration Word */
120a5d0d
JB		 1947#define E1000_TXCW_FD 0x00000020 /* TXCW full duplex */
1948#define E1000_TXCW_HD 0x00000040 /* TXCW half duplex */
1949#define E1000_TXCW_PAUSE 0x00000080 /* TXCW sym pause request */
1950#define E1000_TXCW_ASM_DIR 0x00000100 /* TXCW astm pause direction */
1951#define E1000_TXCW_PAUSE_MASK 0x00000180 /* TXCW pause request mask */
1952#define E1000_TXCW_RF 0x00003000 /* TXCW remote fault */
1953#define E1000_TXCW_NP 0x00008000 /* TXCW next page */
1954#define E1000_TXCW_CW 0x0000ffff /* TxConfigWord mask */
1955#define E1000_TXCW_TXC 0x40000000 /* Transmit Config control */
1956#define E1000_TXCW_ANE 0x80000000 /* Auto-neg enable */
1da177e4
LT		 1957
1958/* Receive Configuration Word */
120a5d0d
JB		 1959#define E1000_RXCW_CW 0x0000ffff /* RxConfigWord mask */
1960#define E1000_RXCW_NC 0x04000000 /* Receive config no carrier */
1961#define E1000_RXCW_IV 0x08000000 /* Receive config invalid */
1962#define E1000_RXCW_CC 0x10000000 /* Receive config change */
1963#define E1000_RXCW_C 0x20000000 /* Receive config */
1964#define E1000_RXCW_SYNCH 0x40000000 /* Receive config synch */
1965#define E1000_RXCW_ANC 0x80000000 /* Auto-neg complete */
1da177e4
LT		 1966
1967/* Transmit Control */
120a5d0d
JB		 1968#define E1000_TCTL_RST 0x00000001 /* software reset */
1969#define E1000_TCTL_EN 0x00000002 /* enable tx */
1970#define E1000_TCTL_BCE 0x00000004 /* busy check enable */
1971#define E1000_TCTL_PSP 0x00000008 /* pad short packets */
1972#define E1000_TCTL_CT 0x00000ff0 /* collision threshold */
1973#define E1000_TCTL_COLD 0x003ff000 /* collision distance */
1974#define E1000_TCTL_SWXOFF 0x00400000 /* SW Xoff transmission */
1975#define E1000_TCTL_PBE 0x00800000 /* Packet Burst Enable */
1976#define E1000_TCTL_RTLC 0x01000000 /* Re-transmit on late collision */
1977#define E1000_TCTL_NRTU 0x02000000 /* No Re-transmit on underrun */
1978#define E1000_TCTL_MULR 0x10000000 /* Multiple request support */
6418ecc6 1979/* Extended Transmit Control */
120a5d0d
JB		 1980#define E1000_TCTL_EXT_BST_MASK 0x000003FF /* Backoff Slot Time */
1981#define E1000_TCTL_EXT_GCEX_MASK 0x000FFC00 /* Gigabit Carry Extend Padding */
6418ecc6 1982
1da177e4 1983/* Receive Checksum Control */
120a5d0d
JB		 1984#define E1000_RXCSUM_PCSS_MASK 0x000000FF /* Packet Checksum Start */
1985#define E1000_RXCSUM_IPOFL 0x00000100 /* IPv4 checksum offload */
1986#define E1000_RXCSUM_TUOFL 0x00000200 /* TCP / UDP checksum offload */
1987#define E1000_RXCSUM_IPV6OFL 0x00000400 /* IPv6 checksum offload */
1988#define E1000_RXCSUM_IPPCSE 0x00001000 /* IP payload checksum enable */
1989#define E1000_RXCSUM_PCSD 0x00002000 /* packet checksum disabled */
2d7edb92 1990
868d5309
MC		 1991/* Multiple Receive Queue Control */
1992#define E1000_MRQC_ENABLE_MASK 0x00000003
1993#define E1000_MRQC_ENABLE_RSS_2Q 0x00000001
1994#define E1000_MRQC_ENABLE_RSS_INT 0x00000004
1995#define E1000_MRQC_RSS_FIELD_MASK 0xFFFF0000
1996#define E1000_MRQC_RSS_FIELD_IPV4_TCP 0x00010000
1997#define E1000_MRQC_RSS_FIELD_IPV4 0x00020000
d37ea5d5 1998#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX 0x00040000
868d5309
MC		 1999#define E1000_MRQC_RSS_FIELD_IPV6_EX 0x00080000
2000#define E1000_MRQC_RSS_FIELD_IPV6 0x00100000
d37ea5d5 2001#define E1000_MRQC_RSS_FIELD_IPV6_TCP 0x00200000
1da177e4
LT		 2002
2003/* Definitions for power management and wakeup registers */
2004/* Wake Up Control */
120a5d0d
JB		 2005#define E1000_WUC_APME 0x00000001 /* APM Enable */
2006#define E1000_WUC_PME_EN 0x00000002 /* PME Enable */
2007#define E1000_WUC_PME_STATUS 0x00000004 /* PME Status */
2008#define E1000_WUC_APMPME 0x00000008 /* Assert PME on APM Wakeup */
2009#define E1000_WUC_SPM 0x80000000 /* Enable SPM */
1da177e4
LT		 2010
2011/* Wake Up Filter Control */
120a5d0d
JB		 2012#define E1000_WUFC_LNKC 0x00000001 /* Link Status Change Wakeup Enable */
2013#define E1000_WUFC_MAG 0x00000002 /* Magic Packet Wakeup Enable */
2014#define E1000_WUFC_EX 0x00000004 /* Directed Exact Wakeup Enable */
2015#define E1000_WUFC_MC 0x00000008 /* Directed Multicast Wakeup Enable */
2016#define E1000_WUFC_BC 0x00000010 /* Broadcast Wakeup Enable */
2017#define E1000_WUFC_ARP 0x00000020 /* ARP Request Packet Wakeup Enable */
2018#define E1000_WUFC_IPV4 0x00000040 /* Directed IPv4 Packet Wakeup Enable */
2019#define E1000_WUFC_IPV6 0x00000080 /* Directed IPv6 Packet Wakeup Enable */
2020#define E1000_WUFC_IGNORE_TCO 0x00008000 /* Ignore WakeOn TCO packets */
2021#define E1000_WUFC_FLX0 0x00010000 /* Flexible Filter 0 Enable */
2022#define E1000_WUFC_FLX1 0x00020000 /* Flexible Filter 1 Enable */
2023#define E1000_WUFC_FLX2 0x00040000 /* Flexible Filter 2 Enable */
2024#define E1000_WUFC_FLX3 0x00080000 /* Flexible Filter 3 Enable */
2025#define E1000_WUFC_ALL_FILTERS 0x000F00FF /* Mask for all wakeup filters */
2026#define E1000_WUFC_FLX_OFFSET 16 /* Offset to the Flexible Filters bits */
2027#define E1000_WUFC_FLX_FILTERS 0x000F0000 /* Mask for the 4 flexible filters */
1da177e4
LT		 2028
2029/* Wake Up Status */
120a5d0d
JB		 2030#define E1000_WUS_LNKC 0x00000001 /* Link Status Changed */
2031#define E1000_WUS_MAG 0x00000002 /* Magic Packet Received */
2032#define E1000_WUS_EX 0x00000004 /* Directed Exact Received */
2033#define E1000_WUS_MC 0x00000008 /* Directed Multicast Received */
2034#define E1000_WUS_BC 0x00000010 /* Broadcast Received */
2035#define E1000_WUS_ARP 0x00000020 /* ARP Request Packet Received */
2036#define E1000_WUS_IPV4 0x00000040 /* Directed IPv4 Packet Wakeup Received */
2037#define E1000_WUS_IPV6 0x00000080 /* Directed IPv6 Packet Wakeup Received */
2038#define E1000_WUS_FLX0 0x00010000 /* Flexible Filter 0 Match */
2039#define E1000_WUS_FLX1 0x00020000 /* Flexible Filter 1 Match */
2040#define E1000_WUS_FLX2 0x00040000 /* Flexible Filter 2 Match */
2041#define E1000_WUS_FLX3 0x00080000 /* Flexible Filter 3 Match */
2042#define E1000_WUS_FLX_FILTERS 0x000F0000 /* Mask for the 4 flexible filters */
1da177e4
LT		 2043
2044/* Management Control */
120a5d0d
JB		 2045#define E1000_MANC_SMBUS_EN 0x00000001 /* SMBus Enabled - RO */
2046#define E1000_MANC_ASF_EN 0x00000002 /* ASF Enabled - RO */
2047#define E1000_MANC_R_ON_FORCE 0x00000004 /* Reset on Force TCO - RO */
2048#define E1000_MANC_RMCP_EN 0x00000100 /* Enable RCMP 026Fh Filtering */
2049#define E1000_MANC_0298_EN 0x00000200 /* Enable RCMP 0298h Filtering */
2050#define E1000_MANC_IPV4_EN 0x00000400 /* Enable IPv4 */
2051#define E1000_MANC_IPV6_EN 0x00000800 /* Enable IPv6 */
2052#define E1000_MANC_SNAP_EN 0x00001000 /* Accept LLC/SNAP */
2053#define E1000_MANC_ARP_EN 0x00002000 /* Enable ARP Request Filtering */
2054#define E1000_MANC_NEIGHBOR_EN 0x00004000 /* Enable Neighbor Discovery
2055 * Filtering */
2056#define E1000_MANC_ARP_RES_EN 0x00008000 /* Enable ARP response Filtering */
2057#define E1000_MANC_TCO_RESET 0x00010000 /* TCO Reset Occurred */
2058#define E1000_MANC_RCV_TCO_EN 0x00020000 /* Receive TCO Packets Enabled */
2059#define E1000_MANC_REPORT_STATUS 0x00040000 /* Status Reporting Enabled */
2060#define E1000_MANC_RCV_ALL 0x00080000 /* Receive All Enabled */
2061#define E1000_MANC_BLK_PHY_RST_ON_IDE 0x00040000 /* Block phy resets */
2062#define E1000_MANC_EN_MAC_ADDR_FILTER 0x00100000 /* Enable MAC address
2063 * filtering */
2064#define E1000_MANC_EN_MNG2HOST 0x00200000 /* Enable MNG packets to host
2065 * memory */
2066#define E1000_MANC_EN_IP_ADDR_FILTER 0x00400000 /* Enable IP address
2067 * filtering */
2068#define E1000_MANC_EN_XSUM_FILTER 0x00800000 /* Enable checksum filtering */
2069#define E1000_MANC_BR_EN 0x01000000 /* Enable broadcast filtering */
2070#define E1000_MANC_SMB_REQ 0x01000000 /* SMBus Request */
2071#define E1000_MANC_SMB_GNT 0x02000000 /* SMBus Grant */
2072#define E1000_MANC_SMB_CLK_IN 0x04000000 /* SMBus Clock In */
2073#define E1000_MANC_SMB_DATA_IN 0x08000000 /* SMBus Data In */
2074#define E1000_MANC_SMB_DATA_OUT 0x10000000 /* SMBus Data Out */
2075#define E1000_MANC_SMB_CLK_OUT 0x20000000 /* SMBus Clock Out */
2076
2077#define E1000_MANC_SMB_DATA_OUT_SHIFT 28 /* SMBus Data Out Shift */
2078#define E1000_MANC_SMB_CLK_OUT_SHIFT 29 /* SMBus Clock Out Shift */
1da177e4 2079
2d7edb92 2080/* SW Semaphore Register */
120a5d0d
JB		 2081#define E1000_SWSM_SMBI 0x00000001 /* Driver Semaphore bit */
2082#define E1000_SWSM_SWESMBI 0x00000002 /* FW Semaphore bit */
2083#define E1000_SWSM_WMNG 0x00000004 /* Wake MNG Clock */
2084#define E1000_SWSM_DRV_LOAD 0x00000008 /* Driver Loaded Bit */
2d7edb92
MC		 2085
2086/* FW Semaphore Register */
120a5d0d 2087#define E1000_FWSM_MODE_MASK 0x0000000E /* FW mode */
2d7edb92 2088#define E1000_FWSM_MODE_SHIFT 1
120a5d0d 2089#define E1000_FWSM_FW_VALID 0x00008000 /* FW established a valid mode */
2d7edb92 2090
120a5d0d
JB		 2091#define E1000_FWSM_RSPCIPHY 0x00000040 /* Reset PHY on PCI reset */
2092#define E1000_FWSM_DISSW 0x10000000 /* FW disable SW Write Access */
2093#define E1000_FWSM_SKUSEL_MASK 0x60000000 /* LAN SKU select */
d37ea5d5 2094#define E1000_FWSM_SKUEL_SHIFT 29
120a5d0d
JB		 2095#define E1000_FWSM_SKUSEL_EMB 0x0 /* Embedded SKU */
2096#define E1000_FWSM_SKUSEL_CONS 0x1 /* Consumer SKU */
2097#define E1000_FWSM_SKUSEL_PERF_100 0x2 /* Perf & Corp 10/100 SKU */
2098#define E1000_FWSM_SKUSEL_PERF_GBE 0x3 /* Perf & Copr GbE SKU */
d37ea5d5 2099
2d7edb92 2100/* FFLT Debug Register */
120a5d0d 2101#define E1000_FFLT_DBG_INVC 0x00100000 /* Invalid /C/ code handling */
2d7edb92
MC		 2102
2103typedef enum {
120a5d0d
JB		 2104 e1000_mng_mode_none = 0,
2105 e1000_mng_mode_asf,
2106 e1000_mng_mode_pt,
2107 e1000_mng_mode_ipmi,
2108 e1000_mng_mode_host_interface_only
2d7edb92
MC		 2109} e1000_mng_mode;
2110
120a5d0d
JB		 2111/* Host Interface Control Register */
2112#define E1000_HICR_EN 0x00000001 /* Enable Bit - RO */
2113#define E1000_HICR_C 0x00000002 /* Driver sets this bit when done
2114 * to put command in RAM */
2115#define E1000_HICR_SV 0x00000004 /* Status Validity */
2116#define E1000_HICR_FWR 0x00000080 /* FW reset. Set by the Host */
2d7edb92
MC		 2117
2118/* Host Interface Command Interface - Address range 0x8800-0x8EFF */
120a5d0d
JB		 2119#define E1000_HI_MAX_DATA_LENGTH 252 /* Host Interface data length */
2120#define E1000_HI_MAX_BLOCK_BYTE_LENGTH 1792 /* Number of bytes in range */
2121#define E1000_HI_MAX_BLOCK_DWORD_LENGTH 448 /* Number of dwords in range */
2122#define E1000_HI_COMMAND_TIMEOUT 500 /* Time in ms to process HI command */
2d7edb92
MC		 2123
2124struct e1000_host_command_header {
120a5d0d
JB		 2125 u8 command_id;
2126 u8 command_length;
2127 u8 command_options; /* I/F bits for command, status for return */
2128 u8 checksum;
2d7edb92
MC		 2129};
2130struct e1000_host_command_info {
120a5d0d
JB		 2131 struct e1000_host_command_header command_header; /* Command Head/Command Result Head has 4 bytes */
2132 u8 command_data[E1000_HI_MAX_DATA_LENGTH]; /* Command data can length 0..252 */
2d7edb92
MC		 2133};
2134
2135/* Host SMB register #0 */
120a5d0d
JB		 2136#define E1000_HSMC0R_CLKIN 0x00000001 /* SMB Clock in */
2137#define E1000_HSMC0R_DATAIN 0x00000002 /* SMB Data in */
2138#define E1000_HSMC0R_DATAOUT 0x00000004 /* SMB Data out */
2139#define E1000_HSMC0R_CLKOUT 0x00000008 /* SMB Clock out */
2d7edb92
MC		 2140
2141/* Host SMB register #1 */
2142#define E1000_HSMC1R_CLKIN E1000_HSMC0R_CLKIN
2143#define E1000_HSMC1R_DATAIN E1000_HSMC0R_DATAIN
2144#define E1000_HSMC1R_DATAOUT E1000_HSMC0R_DATAOUT
2145#define E1000_HSMC1R_CLKOUT E1000_HSMC0R_CLKOUT
2146
2147/* FW Status Register */
120a5d0d 2148#define E1000_FWSTS_FWS_MASK 0x000000FF /* FW Status */
2d7edb92 2149
1da177e4 2150/* Wake Up Packet Length */
120a5d0d 2151#define E1000_WUPL_LENGTH_MASK 0x0FFF /* Only the lower 12 bits are valid */
1da177e4
LT		 2152
2153#define E1000_MDALIGN 4096
2154
8fc897b0 2155/* PCI-Ex registers*/
b7ee49db
JK		 2156
2157/* PCI-Ex Control Register */
0f15a8fa
JK		 2158#define E1000_GCR_RXD_NO_SNOOP 0x00000001
2159#define E1000_GCR_RXDSCW_NO_SNOOP 0x00000002
2160#define E1000_GCR_RXDSCR_NO_SNOOP 0x00000004
2161#define E1000_GCR_TXD_NO_SNOOP 0x00000008
2162#define E1000_GCR_TXDSCW_NO_SNOOP 0x00000010
2163#define E1000_GCR_TXDSCR_NO_SNOOP 0x00000020
2164
2165#define PCI_EX_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP | \
2166 E1000_GCR_RXDSCW_NO_SNOOP | \
2167 E1000_GCR_RXDSCR_NO_SNOOP | \
2168 E1000_GCR_TXD_NO_SNOOP | \
2169 E1000_GCR_TXDSCW_NO_SNOOP | \
2170 E1000_GCR_TXDSCR_NO_SNOOP)
b7ee49db 2171
d37ea5d5
AK		 2172#define PCI_EX_82566_SNOOP_ALL PCI_EX_NO_SNOOP_ALL
2173
868d5309 2174#define E1000_GCR_L1_ACT_WITHOUT_L0S_RX 0x08000000
2d7edb92
MC		 2175/* Function Active and Power State to MNG */
2176#define E1000_FACTPS_FUNC0_POWER_STATE_MASK 0x00000003
2177#define E1000_FACTPS_LAN0_VALID 0x00000004
2178#define E1000_FACTPS_FUNC0_AUX_EN 0x00000008
2179#define E1000_FACTPS_FUNC1_POWER_STATE_MASK 0x000000C0
2180#define E1000_FACTPS_FUNC1_POWER_STATE_SHIFT 6
2181#define E1000_FACTPS_LAN1_VALID 0x00000100
2182#define E1000_FACTPS_FUNC1_AUX_EN 0x00000200
2183#define E1000_FACTPS_FUNC2_POWER_STATE_MASK 0x00003000
2184#define E1000_FACTPS_FUNC2_POWER_STATE_SHIFT 12
2185#define E1000_FACTPS_IDE_ENABLE 0x00004000
2186#define E1000_FACTPS_FUNC2_AUX_EN 0x00008000
2187#define E1000_FACTPS_FUNC3_POWER_STATE_MASK 0x000C0000
2188#define E1000_FACTPS_FUNC3_POWER_STATE_SHIFT 18
2189#define E1000_FACTPS_SP_ENABLE 0x00100000
2190#define E1000_FACTPS_FUNC3_AUX_EN 0x00200000
2191#define E1000_FACTPS_FUNC4_POWER_STATE_MASK 0x03000000
2192#define E1000_FACTPS_FUNC4_POWER_STATE_SHIFT 24
2193#define E1000_FACTPS_IPMI_ENABLE 0x04000000
2194#define E1000_FACTPS_FUNC4_AUX_EN 0x08000000
2195#define E1000_FACTPS_MNGCG 0x20000000
2196#define E1000_FACTPS_LAN_FUNC_SEL 0x40000000
2197#define E1000_FACTPS_PM_STATE_CHANGED 0x80000000
2198
caeccb68
JK		 2199/* PCI-Ex Config Space */
2200#define PCI_EX_LINK_STATUS 0x12
2201#define PCI_EX_LINK_WIDTH_MASK 0x3F0
2202#define PCI_EX_LINK_WIDTH_SHIFT 4
2203
1da177e4 2204/* EEPROM Commands - Microwire */
120a5d0d
JB		 2205#define EEPROM_READ_OPCODE_MICROWIRE 0x6 /* EEPROM read opcode */
2206#define EEPROM_WRITE_OPCODE_MICROWIRE 0x5 /* EEPROM write opcode */
2207#define EEPROM_ERASE_OPCODE_MICROWIRE 0x7 /* EEPROM erase opcode */
2208#define EEPROM_EWEN_OPCODE_MICROWIRE 0x13 /* EEPROM erase/write enable */
2209#define EEPROM_EWDS_OPCODE_MICROWIRE 0x10 /* EEPROM erase/write disable */
1da177e4
LT		 2210
2211/* EEPROM Commands - SPI */
120a5d0d
JB		 2212#define EEPROM_MAX_RETRY_SPI 5000 /* Max wait of 5ms, for RDY signal */
2213#define EEPROM_READ_OPCODE_SPI 0x03 /* EEPROM read opcode */
2214#define EEPROM_WRITE_OPCODE_SPI 0x02 /* EEPROM write opcode */
2215#define EEPROM_A8_OPCODE_SPI 0x08 /* opcode bit-3 = address bit-8 */
2216#define EEPROM_WREN_OPCODE_SPI 0x06 /* EEPROM set Write Enable latch */
2217#define EEPROM_WRDI_OPCODE_SPI 0x04 /* EEPROM reset Write Enable latch */
2218#define EEPROM_RDSR_OPCODE_SPI 0x05 /* EEPROM read Status register */
2219#define EEPROM_WRSR_OPCODE_SPI 0x01 /* EEPROM write Status register */
2220#define EEPROM_ERASE4K_OPCODE_SPI 0x20 /* EEPROM ERASE 4KB */
2221#define EEPROM_ERASE64K_OPCODE_SPI 0xD8 /* EEPROM ERASE 64KB */
2222#define EEPROM_ERASE256_OPCODE_SPI 0xDB /* EEPROM ERASE 256B */
1da177e4
LT		 2223
2224/* EEPROM Size definitions */
2d7edb92
MC		 2225#define EEPROM_WORD_SIZE_SHIFT 6
2226#define EEPROM_SIZE_SHIFT 10
1da177e4
LT		 2227#define EEPROM_SIZE_MASK 0x1C00
2228
2229/* EEPROM Word Offsets */
2230#define EEPROM_COMPAT 0x0003
2231#define EEPROM_ID_LED_SETTINGS 0x0004
868d5309 2232#define EEPROM_VERSION 0x0005
120a5d0d 2233#define EEPROM_SERDES_AMPLITUDE 0x0006 /* For SERDES output amplitude adjustment. */
1da177e4
LT		 2234#define EEPROM_PHY_CLASS_WORD 0x0007
2235#define EEPROM_INIT_CONTROL1_REG 0x000A
2236#define EEPROM_INIT_CONTROL2_REG 0x000F
d37ea5d5 2237#define EEPROM_SWDEF_PINS_CTRL_PORT_1 0x0010
1da177e4 2238#define EEPROM_INIT_CONTROL3_PORT_B 0x0014
85b22eb6 2239#define EEPROM_INIT_3GIO_3 0x001A
d37ea5d5 2240#define EEPROM_SWDEF_PINS_CTRL_PORT_0 0x0020
1da177e4
LT		 2241#define EEPROM_INIT_CONTROL3_PORT_A 0x0024
2242#define EEPROM_CFG 0x0012
2243#define EEPROM_FLASH_VERSION 0x0032
2244#define EEPROM_CHECKSUM_REG 0x003F
2245
120a5d0d
JB		 2246#define E1000_EEPROM_CFG_DONE 0x00040000 /* MNG config cycle done */
2247#define E1000_EEPROM_CFG_DONE_PORT_1 0x00080000 /* ...for second port */
868d5309 2248
1da177e4
LT		 2249/* Word definitions for ID LED Settings */
2250#define ID_LED_RESERVED_0000 0x0000
2251#define ID_LED_RESERVED_FFFF 0xFFFF
2252#define ID_LED_DEFAULT ((ID_LED_OFF1_ON2 << 12) | \
2253 (ID_LED_OFF1_OFF2 << 8) | \
2254 (ID_LED_DEF1_DEF2 << 4) | \
2255 (ID_LED_DEF1_DEF2))
2256#define ID_LED_DEF1_DEF2 0x1
2257#define ID_LED_DEF1_ON2 0x2
2258#define ID_LED_DEF1_OFF2 0x3
2259#define ID_LED_ON1_DEF2 0x4
2260#define ID_LED_ON1_ON2 0x5
2261#define ID_LED_ON1_OFF2 0x6
2262#define ID_LED_OFF1_DEF2 0x7
2263#define ID_LED_OFF1_ON2 0x8
2264#define ID_LED_OFF1_OFF2 0x9
2265
2266#define IGP_ACTIVITY_LED_MASK 0xFFFFF0FF
2267#define IGP_ACTIVITY_LED_ENABLE 0x0300
2268#define IGP_LED3_MODE 0x07000000
2269
1da177e4
LT		 2270/* Mask bits for SERDES amplitude adjustment in Word 6 of the EEPROM */
2271#define EEPROM_SERDES_AMPLITUDE_MASK 0x000F
2272
2273/* Mask bit for PHY class in Word 7 of the EEPROM */
2274#define EEPROM_PHY_CLASS_A 0x8000
2275
2276/* Mask bits for fields in Word 0x0a of the EEPROM */
2277#define EEPROM_WORD0A_ILOS 0x0010
2278#define EEPROM_WORD0A_SWDPIO 0x01E0
2279#define EEPROM_WORD0A_LRST 0x0200
2280#define EEPROM_WORD0A_FD 0x0400
2281#define EEPROM_WORD0A_66MHZ 0x0800
2282
2283/* Mask bits for fields in Word 0x0f of the EEPROM */
2284#define EEPROM_WORD0F_PAUSE_MASK 0x3000
2285#define EEPROM_WORD0F_PAUSE 0x1000
2286#define EEPROM_WORD0F_ASM_DIR 0x2000
2287#define EEPROM_WORD0F_ANE 0x0800
2288#define EEPROM_WORD0F_SWPDIO_EXT 0x00F0
d37ea5d5
AK		 2289#define EEPROM_WORD0F_LPLU 0x0001
2290
2291/* Mask bits for fields in Word 0x10/0x20 of the EEPROM */
2292#define EEPROM_WORD1020_GIGA_DISABLE 0x0010
2293#define EEPROM_WORD1020_GIGA_DISABLE_NON_D0A 0x0008
1da177e4 2294
85b22eb6
JK		 2295/* Mask bits for fields in Word 0x1a of the EEPROM */
2296#define EEPROM_WORD1A_ASPM_MASK 0x000C
2297
1da177e4
LT		 2298/* For checksumming, the sum of all words in the EEPROM should equal 0xBABA. */
2299#define EEPROM_SUM 0xBABA
2300
2301/* EEPROM Map defines (WORD OFFSETS)*/
2302#define EEPROM_NODE_ADDRESS_BYTE_0 0
2303#define EEPROM_PBA_BYTE_1 8
2304
2305#define EEPROM_RESERVED_WORD 0xFFFF
2306
2307/* EEPROM Map Sizes (Byte Counts) */
2308#define PBA_SIZE 4
2309
2310/* Collision related configuration parameters */
2311#define E1000_COLLISION_THRESHOLD 15
2312#define E1000_CT_SHIFT 4
0fadb059
JK		 2313/* Collision distance is a 0-based value that applies to
2314 * half-duplex-capable hardware only. */
2315#define E1000_COLLISION_DISTANCE 63
2316#define E1000_COLLISION_DISTANCE_82542 64
1da177e4
LT		 2317#define E1000_FDX_COLLISION_DISTANCE E1000_COLLISION_DISTANCE
2318#define E1000_HDX_COLLISION_DISTANCE E1000_COLLISION_DISTANCE
2319#define E1000_COLD_SHIFT 12
2320
2321/* Number of Transmit and Receive Descriptors must be a multiple of 8 */
2322#define REQ_TX_DESCRIPTOR_MULTIPLE 8
2323#define REQ_RX_DESCRIPTOR_MULTIPLE 8
2324
2325/* Default values for the transmit IPG register */
2326#define DEFAULT_82542_TIPG_IPGT 10
2327#define DEFAULT_82543_TIPG_IPGT_FIBER 9
2328#define DEFAULT_82543_TIPG_IPGT_COPPER 8
2329
2330#define E1000_TIPG_IPGT_MASK 0x000003FF
2331#define E1000_TIPG_IPGR1_MASK 0x000FFC00
2332#define E1000_TIPG_IPGR2_MASK 0x3FF00000
2333
2334#define DEFAULT_82542_TIPG_IPGR1 2
2335#define DEFAULT_82543_TIPG_IPGR1 8
2336#define E1000_TIPG_IPGR1_SHIFT 10
2337
2338#define DEFAULT_82542_TIPG_IPGR2 10
2339#define DEFAULT_82543_TIPG_IPGR2 6
2340#define E1000_TIPG_IPGR2_SHIFT 20
2341
2342#define E1000_TXDMAC_DPP 0x00000001
2343
2344/* Adaptive IFS defines */
2345#define TX_THRESHOLD_START 8
2346#define TX_THRESHOLD_INCREMENT 10
2347#define TX_THRESHOLD_DECREMENT 1
2348#define TX_THRESHOLD_STOP 190
2349#define TX_THRESHOLD_DISABLE 0
2350#define TX_THRESHOLD_TIMER_MS 10000
2351#define MIN_NUM_XMITS 1000
2352#define IFS_MAX 80
2353#define IFS_STEP 10
2354#define IFS_MIN 40
2355#define IFS_RATIO 4
2356
2d7edb92
MC		 2357/* Extended Configuration Control and Size */
2358#define E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE 0x00000001
2359#define E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE 0x00000002
2360#define E1000_EXTCNF_CTRL_D_UD_ENABLE 0x00000004
2361#define E1000_EXTCNF_CTRL_D_UD_LATENCY 0x00000008
2362#define E1000_EXTCNF_CTRL_D_UD_OWNER 0x00000010
2363#define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP 0x00000020
2364#define E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP 0x00000040
d37ea5d5 2365#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER 0x0FFF0000
2d7edb92
MC		 2366
2367#define E1000_EXTCNF_SIZE_EXT_PHY_LENGTH 0x000000FF
2368#define E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH 0x0000FF00
2369#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH 0x00FF0000
d37ea5d5
AK		 2370#define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE 0x00000001
2371#define E1000_EXTCNF_CTRL_SWFLAG 0x00000020
2d7edb92 2372
1da177e4 2373/* PBA constants */
120a5d0d
JB		 2374#define E1000_PBA_8K 0x0008 /* 8KB, default Rx allocation */
2375#define E1000_PBA_12K 0x000C /* 12KB, default Rx allocation */
2376#define E1000_PBA_16K 0x0010 /* 16KB, default TX allocation */
018ea44e 2377#define E1000_PBA_20K 0x0014
1da177e4
LT		 2378#define E1000_PBA_22K 0x0016
2379#define E1000_PBA_24K 0x0018
2380#define E1000_PBA_30K 0x001E
868d5309 2381#define E1000_PBA_32K 0x0020
d37ea5d5 2382#define E1000_PBA_34K 0x0022
868d5309 2383#define E1000_PBA_38K 0x0026
1da177e4 2384#define E1000_PBA_40K 0x0028
120a5d0d 2385#define E1000_PBA_48K 0x0030 /* 48KB, default RX allocation */
1da177e4 2386
d37ea5d5
AK		 2387#define E1000_PBS_16K E1000_PBA_16K
2388
1da177e4
LT		 2389/* Flow Control Constants */
2390#define FLOW_CONTROL_ADDRESS_LOW 0x00C28001
2391#define FLOW_CONTROL_ADDRESS_HIGH 0x00000100
2392#define FLOW_CONTROL_TYPE 0x8808
2393
2394/* The historical defaults for the flow control values are given below. */
120a5d0d
JB		 2395#define FC_DEFAULT_HI_THRESH (0x8000) /* 32KB */
2396#define FC_DEFAULT_LO_THRESH (0x4000) /* 16KB */
2397#define FC_DEFAULT_TX_TIMER (0x100) /* ~130 us */
1da177e4
LT		 2398
2399/* PCIX Config space */
2400#define PCIX_COMMAND_REGISTER 0xE6
2401#define PCIX_STATUS_REGISTER_LO 0xE8
2402#define PCIX_STATUS_REGISTER_HI 0xEA
2403
2404#define PCIX_COMMAND_MMRBC_MASK 0x000C
2405#define PCIX_COMMAND_MMRBC_SHIFT 0x2
2406#define PCIX_STATUS_HI_MMRBC_MASK 0x0060
2407#define PCIX_STATUS_HI_MMRBC_SHIFT 0x5
2408#define PCIX_STATUS_HI_MMRBC_4K 0x3
2409#define PCIX_STATUS_HI_MMRBC_2K 0x2
2410
1da177e4
LT		 2411/* Number of bits required to shift right the "pause" bits from the
2412 * EEPROM (bits 13:12) to the "pause" (bits 8:7) field in the TXCW register.
2413 */
2414#define PAUSE_SHIFT 5
2415
2416/* Number of bits required to shift left the "SWDPIO" bits from the
2417 * EEPROM (bits 8:5) to the "SWDPIO" (bits 25:22) field in the CTRL register.
2418 */
2419#define SWDPIO_SHIFT 17
2420
2421/* Number of bits required to shift left the "SWDPIO_EXT" bits from the
2422 * EEPROM word F (bits 7:4) to the bits 11:8 of The Extended CTRL register.
2423 */
2424#define SWDPIO__EXT_SHIFT 4
2425
2426/* Number of bits required to shift left the "ILOS" bit from the EEPROM
2427 * (bit 4) to the "ILOS" (bit 7) field in the CTRL register.
2428 */
2429#define ILOS_SHIFT 3
2430
1da177e4
LT		 2431#define RECEIVE_BUFFER_ALIGN_SIZE (256)
2432
2433/* Number of milliseconds we wait for auto-negotiation to complete */
2434#define LINK_UP_TIMEOUT 500
2435
2d7edb92
MC		 2436/* Number of milliseconds we wait for Eeprom auto read bit done after MAC reset */
2437#define AUTO_READ_DONE_TIMEOUT 10
2438/* Number of milliseconds we wait for PHY configuration done after MAC reset */
d37ea5d5 2439#define PHY_CFG_TIMEOUT 100
2d7edb92 2440
406874a7 2441#define E1000_TX_BUFFER_SIZE ((u32)1514)
1da177e4
LT		 2442
2443/* The carrier extension symbol, as received by the NIC. */
2444#define CARRIER_EXTENSION 0x0F
2445
2446/* TBI_ACCEPT macro definition:
2447 *
2448 * This macro requires:
2449 * adapter = a pointer to struct e1000_hw
2450 * status = the 8 bit status field of the RX descriptor with EOP set
2451 * error = the 8 bit error field of the RX descriptor with EOP set
2452 * length = the sum of all the length fields of the RX descriptors that
2453 * make up the current frame
2454 * last_byte = the last byte of the frame DMAed by the hardware
2455 * max_frame_length = the maximum frame length we want to accept.
2456 * min_frame_length = the minimum frame length we want to accept.
2457 *
2458 * This macro is a conditional that should be used in the interrupt
2459 * handler's Rx processing routine when RxErrors have been detected.
2460 *
2461 * Typical use:
2462 * ...
2463 * if (TBI_ACCEPT) {
c3033b01 2464 * accept_frame = true;
1da177e4
LT		 2465 * e1000_tbi_adjust_stats(adapter, MacAddress);
2466 * frame_length--;
2467 * } else {
c3033b01 2468 * accept_frame = false;
1da177e4
LT		 2469 * }
2470 * ...
2471 */
2472
2473#define TBI_ACCEPT(adapter, status, errors, length, last_byte) \
2474 ((adapter)->tbi_compatibility_on && \
2475 (((errors) & E1000_RXD_ERR_FRAME_ERR_MASK) == E1000_RXD_ERR_CE) && \
2476 ((last_byte) == CARRIER_EXTENSION) && \
2477 (((status) & E1000_RXD_STAT_VP) ? \
2478 (((length) > ((adapter)->min_frame_size - VLAN_TAG_SIZE)) && \
2479 ((length) <= ((adapter)->max_frame_size + 1))) : \
2480 (((length) > (adapter)->min_frame_size) && \
2481 ((length) <= ((adapter)->max_frame_size + VLAN_TAG_SIZE + 1)))))
2482
1da177e4
LT		 2483/* Structures, enums, and macros for the PHY */
2484
2485/* Bit definitions for the Management Data IO (MDIO) and Management Data
2486 * Clock (MDC) pins in the Device Control Register.
2487 */
2488#define E1000_CTRL_PHY_RESET_DIR E1000_CTRL_SWDPIO0
2489#define E1000_CTRL_PHY_RESET E1000_CTRL_SWDPIN0
2490#define E1000_CTRL_MDIO_DIR E1000_CTRL_SWDPIO2
2491#define E1000_CTRL_MDIO E1000_CTRL_SWDPIN2
2492#define E1000_CTRL_MDC_DIR E1000_CTRL_SWDPIO3
2493#define E1000_CTRL_MDC E1000_CTRL_SWDPIN3
2494#define E1000_CTRL_PHY_RESET_DIR4 E1000_CTRL_EXT_SDP4_DIR
2495#define E1000_CTRL_PHY_RESET4 E1000_CTRL_EXT_SDP4_DATA
2496
2497/* PHY 1000 MII Register/Bit Definitions */
2498/* PHY Registers defined by IEEE */
120a5d0d
JB		 2499#define PHY_CTRL 0x00 /* Control Register */
2500#define PHY_STATUS 0x01 /* Status Register */
2501#define PHY_ID1 0x02 /* Phy Id Reg (word 1) */
2502#define PHY_ID2 0x03 /* Phy Id Reg (word 2) */
2503#define PHY_AUTONEG_ADV 0x04 /* Autoneg Advertisement */
2504#define PHY_LP_ABILITY 0x05 /* Link Partner Ability (Base Page) */
2505#define PHY_AUTONEG_EXP 0x06 /* Autoneg Expansion Reg */
2506#define PHY_NEXT_PAGE_TX 0x07 /* Next Page TX */
2507#define PHY_LP_NEXT_PAGE 0x08 /* Link Partner Next Page */
2508#define PHY_1000T_CTRL 0x09 /* 1000Base-T Control Reg */
2509#define PHY_1000T_STATUS 0x0A /* 1000Base-T Status Reg */
2510#define PHY_EXT_STATUS 0x0F /* Extended Status Reg */
2511
2512#define MAX_PHY_REG_ADDRESS 0x1F /* 5 bit address bus (0-0x1F) */
2513#define MAX_PHY_MULTI_PAGE_REG 0xF /* Registers equal on all pages */
1da177e4
LT		 2514
2515/* M88E1000 Specific Registers */
120a5d0d
JB		 2516#define M88E1000_PHY_SPEC_CTRL 0x10 /* PHY Specific Control Register */
2517#define M88E1000_PHY_SPEC_STATUS 0x11 /* PHY Specific Status Register */
2518#define M88E1000_INT_ENABLE 0x12 /* Interrupt Enable Register */
2519#define M88E1000_INT_STATUS 0x13 /* Interrupt Status Register */
2520#define M88E1000_EXT_PHY_SPEC_CTRL 0x14 /* Extended PHY Specific Control */
2521#define M88E1000_RX_ERR_CNTR 0x15 /* Receive Error Counter */
2522
2523#define M88E1000_PHY_EXT_CTRL 0x1A /* PHY extend control register */
2524#define M88E1000_PHY_PAGE_SELECT 0x1D /* Reg 29 for page number setting */
2525#define M88E1000_PHY_GEN_CONTROL 0x1E /* Its meaning depends on reg 29 */
2526#define M88E1000_PHY_VCO_REG_BIT8 0x100 /* Bits 8 & 11 are adjusted for */
2527#define M88E1000_PHY_VCO_REG_BIT11 0x800 /* improved BER performance */
1da177e4
LT		 2528
2529#define IGP01E1000_IEEE_REGS_PAGE 0x0000
2530#define IGP01E1000_IEEE_RESTART_AUTONEG 0x3300
2531#define IGP01E1000_IEEE_FORCE_GIGA 0x0140
2532
2533/* IGP01E1000 Specific Registers */
120a5d0d
JB		 2534#define IGP01E1000_PHY_PORT_CONFIG 0x10 /* PHY Specific Port Config Register */
2535#define IGP01E1000_PHY_PORT_STATUS 0x11 /* PHY Specific Status Register */
2536#define IGP01E1000_PHY_PORT_CTRL 0x12 /* PHY Specific Control Register */
2537#define IGP01E1000_PHY_LINK_HEALTH 0x13 /* PHY Link Health Register */
2538#define IGP01E1000_GMII_FIFO 0x14 /* GMII FIFO Register */
2539#define IGP01E1000_PHY_CHANNEL_QUALITY 0x15 /* PHY Channel Quality Register */
2d7edb92 2540#define IGP02E1000_PHY_POWER_MGMT 0x19
120a5d0d 2541#define IGP01E1000_PHY_PAGE_SELECT 0x1F /* PHY Page Select Core Register */
1da177e4
LT		 2542
2543/* IGP01E1000 AGC Registers - stores the cable length values*/
2544#define IGP01E1000_PHY_AGC_A 0x1172
2545#define IGP01E1000_PHY_AGC_B 0x1272
2546#define IGP01E1000_PHY_AGC_C 0x1472
2547#define IGP01E1000_PHY_AGC_D 0x1872
2548
2d7edb92
MC		 2549/* IGP02E1000 AGC Registers for cable length values */
2550#define IGP02E1000_PHY_AGC_A 0x11B1
2551#define IGP02E1000_PHY_AGC_B 0x12B1
2552#define IGP02E1000_PHY_AGC_C 0x14B1
2553#define IGP02E1000_PHY_AGC_D 0x18B1
2554
1da177e4
LT		 2555/* IGP01E1000 DSP Reset Register */
2556#define IGP01E1000_PHY_DSP_RESET 0x1F33
2557#define IGP01E1000_PHY_DSP_SET 0x1F71
2558#define IGP01E1000_PHY_DSP_FFE 0x1F35
2559
2560#define IGP01E1000_PHY_CHANNEL_NUM 4
2d7edb92
MC		 2561#define IGP02E1000_PHY_CHANNEL_NUM 4
2562
1da177e4
LT		 2563#define IGP01E1000_PHY_AGC_PARAM_A 0x1171
2564#define IGP01E1000_PHY_AGC_PARAM_B 0x1271
2565#define IGP01E1000_PHY_AGC_PARAM_C 0x1471
2566#define IGP01E1000_PHY_AGC_PARAM_D 0x1871
2567
2568#define IGP01E1000_PHY_EDAC_MU_INDEX 0xC000
2569#define IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS 0x8000
2570
2571#define IGP01E1000_PHY_ANALOG_TX_STATE 0x2890
2572#define IGP01E1000_PHY_ANALOG_CLASS_A 0x2000
2573#define IGP01E1000_PHY_FORCE_ANALOG_ENABLE 0x0004
2574#define IGP01E1000_PHY_DSP_FFE_CM_CP 0x0069
2575
2576#define IGP01E1000_PHY_DSP_FFE_DEFAULT 0x002A
2577/* IGP01E1000 PCS Initialization register - stores the polarity status when
2578 * speed = 1000 Mbps. */
2579#define IGP01E1000_PHY_PCS_INIT_REG 0x00B4
2580#define IGP01E1000_PHY_PCS_CTRL_REG 0x00B5
2581
2582#define IGP01E1000_ANALOG_REGS_PAGE 0x20C0
2583
1da177e4 2584/* PHY Control Register */
120a5d0d
JB		 2585#define MII_CR_SPEED_SELECT_MSB 0x0040 /* bits 6,13: 10=1000, 01=100, 00=10 */
2586#define MII_CR_COLL_TEST_ENABLE 0x0080 /* Collision test enable */
2587#define MII_CR_FULL_DUPLEX 0x0100 /* FDX =1, half duplex =0 */
2588#define MII_CR_RESTART_AUTO_NEG 0x0200 /* Restart auto negotiation */
2589#define MII_CR_ISOLATE 0x0400 /* Isolate PHY from MII */
2590#define MII_CR_POWER_DOWN 0x0800 /* Power down */
2591#define MII_CR_AUTO_NEG_EN 0x1000 /* Auto Neg Enable */
2592#define MII_CR_SPEED_SELECT_LSB 0x2000 /* bits 6,13: 10=1000, 01=100, 00=10 */
2593#define MII_CR_LOOPBACK 0x4000 /* 0 = normal, 1 = loopback */
2594#define MII_CR_RESET 0x8000 /* 0 = normal, 1 = PHY reset */
1da177e4
LT		 2595
2596/* PHY Status Register */
120a5d0d
JB		 2597#define MII_SR_EXTENDED_CAPS 0x0001 /* Extended register capabilities */
2598#define MII_SR_JABBER_DETECT 0x0002 /* Jabber Detected */
2599#define MII_SR_LINK_STATUS 0x0004 /* Link Status 1 = link */
2600#define MII_SR_AUTONEG_CAPS 0x0008 /* Auto Neg Capable */
2601#define MII_SR_REMOTE_FAULT 0x0010 /* Remote Fault Detect */
2602#define MII_SR_AUTONEG_COMPLETE 0x0020 /* Auto Neg Complete */
2603#define MII_SR_PREAMBLE_SUPPRESS 0x0040 /* Preamble may be suppressed */
2604#define MII_SR_EXTENDED_STATUS 0x0100 /* Ext. status info in Reg 0x0F */
2605#define MII_SR_100T2_HD_CAPS 0x0200 /* 100T2 Half Duplex Capable */
2606#define MII_SR_100T2_FD_CAPS 0x0400 /* 100T2 Full Duplex Capable */
2607#define MII_SR_10T_HD_CAPS 0x0800 /* 10T Half Duplex Capable */
2608#define MII_SR_10T_FD_CAPS 0x1000 /* 10T Full Duplex Capable */
2609#define MII_SR_100X_HD_CAPS 0x2000 /* 100X Half Duplex Capable */
2610#define MII_SR_100X_FD_CAPS 0x4000 /* 100X Full Duplex Capable */
2611#define MII_SR_100T4_CAPS 0x8000 /* 100T4 Capable */
1da177e4
LT		 2612
2613/* Autoneg Advertisement Register */
120a5d0d
JB		 2614#define NWAY_AR_SELECTOR_FIELD 0x0001 /* indicates IEEE 802.3 CSMA/CD */
2615#define NWAY_AR_10T_HD_CAPS 0x0020 /* 10T Half Duplex Capable */
2616#define NWAY_AR_10T_FD_CAPS 0x0040 /* 10T Full Duplex Capable */
2617#define NWAY_AR_100TX_HD_CAPS 0x0080 /* 100TX Half Duplex Capable */
2618#define NWAY_AR_100TX_FD_CAPS 0x0100 /* 100TX Full Duplex Capable */
2619#define NWAY_AR_100T4_CAPS 0x0200 /* 100T4 Capable */
2620#define NWAY_AR_PAUSE 0x0400 /* Pause operation desired */
2621#define NWAY_AR_ASM_DIR 0x0800 /* Asymmetric Pause Direction bit */
2622#define NWAY_AR_REMOTE_FAULT 0x2000 /* Remote Fault detected */
2623#define NWAY_AR_NEXT_PAGE 0x8000 /* Next Page ability supported */
1da177e4
LT		 2624
2625/* Link Partner Ability Register (Base Page) */
120a5d0d
JB		 2626#define NWAY_LPAR_SELECTOR_FIELD 0x0000 /* LP protocol selector field */
2627#define NWAY_LPAR_10T_HD_CAPS 0x0020 /* LP is 10T Half Duplex Capable */
2628#define NWAY_LPAR_10T_FD_CAPS 0x0040 /* LP is 10T Full Duplex Capable */
2629#define NWAY_LPAR_100TX_HD_CAPS 0x0080 /* LP is 100TX Half Duplex Capable */
2630#define NWAY_LPAR_100TX_FD_CAPS 0x0100 /* LP is 100TX Full Duplex Capable */
2631#define NWAY_LPAR_100T4_CAPS 0x0200 /* LP is 100T4 Capable */
2632#define NWAY_LPAR_PAUSE 0x0400 /* LP Pause operation desired */
2633#define NWAY_LPAR_ASM_DIR 0x0800 /* LP Asymmetric Pause Direction bit */
2634#define NWAY_LPAR_REMOTE_FAULT 0x2000 /* LP has detected Remote Fault */
2635#define NWAY_LPAR_ACKNOWLEDGE 0x4000 /* LP has rx'd link code word */
2636#define NWAY_LPAR_NEXT_PAGE 0x8000 /* Next Page ability supported */
1da177e4
LT		 2637
2638/* Autoneg Expansion Register */
120a5d0d
JB		 2639#define NWAY_ER_LP_NWAY_CAPS 0x0001 /* LP has Auto Neg Capability */
2640#define NWAY_ER_PAGE_RXD 0x0002 /* LP is 10T Half Duplex Capable */
2641#define NWAY_ER_NEXT_PAGE_CAPS 0x0004 /* LP is 10T Full Duplex Capable */
2642#define NWAY_ER_LP_NEXT_PAGE_CAPS 0x0008 /* LP is 100TX Half Duplex Capable */
2643#define NWAY_ER_PAR_DETECT_FAULT 0x0010 /* LP is 100TX Full Duplex Capable */
1da177e4
LT		 2644
2645/* Next Page TX Register */
120a5d0d
JB		 2646#define NPTX_MSG_CODE_FIELD 0x0001 /* NP msg code or unformatted data */
2647#define NPTX_TOGGLE 0x0800 /* Toggles between exchanges
2648 * of different NP
2649 */
2650#define NPTX_ACKNOWLDGE2 0x1000 /* 1 = will comply with msg
2651 * 0 = cannot comply with msg
2652 */
2653#define NPTX_MSG_PAGE 0x2000 /* formatted(1)/unformatted(0) pg */
2654#define NPTX_NEXT_PAGE 0x8000 /* 1 = addition NP will follow
2655 * 0 = sending last NP
2656 */
1da177e4
LT		 2657
2658/* Link Partner Next Page Register */
120a5d0d
JB		 2659#define LP_RNPR_MSG_CODE_FIELD 0x0001 /* NP msg code or unformatted data */
2660#define LP_RNPR_TOGGLE 0x0800 /* Toggles between exchanges
2661 * of different NP
2662 */
2663#define LP_RNPR_ACKNOWLDGE2 0x1000 /* 1 = will comply with msg
2664 * 0 = cannot comply with msg
2665 */
2666#define LP_RNPR_MSG_PAGE 0x2000 /* formatted(1)/unformatted(0) pg */
2667#define LP_RNPR_ACKNOWLDGE 0x4000 /* 1 = ACK / 0 = NO ACK */
2668#define LP_RNPR_NEXT_PAGE 0x8000 /* 1 = addition NP will follow
2669 * 0 = sending last NP
2670 */
1da177e4
LT		 2671
2672/* 1000BASE-T Control Register */
120a5d0d
JB		 2673#define CR_1000T_ASYM_PAUSE 0x0080 /* Advertise asymmetric pause bit */
2674#define CR_1000T_HD_CAPS 0x0100 /* Advertise 1000T HD capability */
2675#define CR_1000T_FD_CAPS 0x0200 /* Advertise 1000T FD capability */
2676#define CR_1000T_REPEATER_DTE 0x0400 /* 1=Repeater/switch device port */
2677 /* 0=DTE device */
2678#define CR_1000T_MS_VALUE 0x0800 /* 1=Configure PHY as Master */
2679 /* 0=Configure PHY as Slave */
2680#define CR_1000T_MS_ENABLE 0x1000 /* 1=Master/Slave manual config value */
2681 /* 0=Automatic Master/Slave config */
2682#define CR_1000T_TEST_MODE_NORMAL 0x0000 /* Normal Operation */
2683#define CR_1000T_TEST_MODE_1 0x2000 /* Transmit Waveform test */
2684#define CR_1000T_TEST_MODE_2 0x4000 /* Master Transmit Jitter test */
2685#define CR_1000T_TEST_MODE_3 0x6000 /* Slave Transmit Jitter test */
2686#define CR_1000T_TEST_MODE_4 0x8000 /* Transmitter Distortion test */
1da177e4
LT		 2687
2688/* 1000BASE-T Status Register */
120a5d0d
JB		 2689#define SR_1000T_IDLE_ERROR_CNT 0x00FF /* Num idle errors since last read */
2690#define SR_1000T_ASYM_PAUSE_DIR 0x0100 /* LP asymmetric pause direction bit */
2691#define SR_1000T_LP_HD_CAPS 0x0400 /* LP is 1000T HD capable */
2692#define SR_1000T_LP_FD_CAPS 0x0800 /* LP is 1000T FD capable */
2693#define SR_1000T_REMOTE_RX_STATUS 0x1000 /* Remote receiver OK */
2694#define SR_1000T_LOCAL_RX_STATUS 0x2000 /* Local receiver OK */
2695#define SR_1000T_MS_CONFIG_RES 0x4000 /* 1=Local TX is Master, 0=Slave */
2696#define SR_1000T_MS_CONFIG_FAULT 0x8000 /* Master/Slave config fault */
1da177e4
LT		 2697#define SR_1000T_REMOTE_RX_STATUS_SHIFT 12
2698#define SR_1000T_LOCAL_RX_STATUS_SHIFT 13
2699#define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT 5
2700#define FFE_IDLE_ERR_COUNT_TIMEOUT_20 20
2701#define FFE_IDLE_ERR_COUNT_TIMEOUT_100 100
2702
2703/* Extended Status Register */
120a5d0d
JB		 2704#define IEEE_ESR_1000T_HD_CAPS 0x1000 /* 1000T HD capable */
2705#define IEEE_ESR_1000T_FD_CAPS 0x2000 /* 1000T FD capable */
2706#define IEEE_ESR_1000X_HD_CAPS 0x4000 /* 1000X HD capable */
2707#define IEEE_ESR_1000X_FD_CAPS 0x8000 /* 1000X FD capable */
1da177e4 2708
120a5d0d
JB		 2709#define PHY_TX_POLARITY_MASK 0x0100 /* register 10h bit 8 (polarity bit) */
2710#define PHY_TX_NORMAL_POLARITY 0 /* register 10h bit 8 (normal polarity) */
1da177e4 2711
120a5d0d
JB		 2712#define AUTO_POLARITY_DISABLE 0x0010 /* register 11h bit 4 */
2713 /* (0=enable, 1=disable) */
1da177e4
LT		 2714
2715/* M88E1000 PHY Specific Control Register */
120a5d0d
JB		 2716#define M88E1000_PSCR_JABBER_DISABLE 0x0001 /* 1=Jabber Function disabled */
2717#define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 /* 1=Polarity Reversal enabled */
2718#define M88E1000_PSCR_SQE_TEST 0x0004 /* 1=SQE Test enabled */
2719#define M88E1000_PSCR_CLK125_DISABLE 0x0010 /* 1=CLK125 low,
2720 * 0=CLK125 toggling
2721 */
2722#define M88E1000_PSCR_MDI_MANUAL_MODE 0x0000 /* MDI Crossover Mode bits 6:5 */
2723 /* Manual MDI configuration */
2724#define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020 /* Manual MDIX configuration */
2725#define M88E1000_PSCR_AUTO_X_1000T 0x0040 /* 1000BASE-T: Auto crossover,
2726 * 100BASE-TX/10BASE-T:
2727 * MDI Mode
2728 */
2729#define M88E1000_PSCR_AUTO_X_MODE 0x0060 /* Auto crossover enabled
2730 * all speeds.
2731 */
1da177e4 2732#define M88E1000_PSCR_10BT_EXT_DIST_ENABLE 0x0080
120a5d0d
JB		 2733 /* 1=Enable Extended 10BASE-T distance
2734 * (Lower 10BASE-T RX Threshold)
2735 * 0=Normal 10BASE-T RX Threshold */
1da177e4 2736#define M88E1000_PSCR_MII_5BIT_ENABLE 0x0100
120a5d0d
JB		 2737 /* 1=5-Bit interface in 100BASE-TX
2738 * 0=MII interface in 100BASE-TX */
2739#define M88E1000_PSCR_SCRAMBLER_DISABLE 0x0200 /* 1=Scrambler disable */
2740#define M88E1000_PSCR_FORCE_LINK_GOOD 0x0400 /* 1=Force link good */
2741#define M88E1000_PSCR_ASSERT_CRS_ON_TX 0x0800 /* 1=Assert CRS on Transmit */
1da177e4
LT		 2742
2743#define M88E1000_PSCR_POLARITY_REVERSAL_SHIFT 1
2744#define M88E1000_PSCR_AUTO_X_MODE_SHIFT 5
2745#define M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT 7
2746
2747/* M88E1000 PHY Specific Status Register */
120a5d0d
JB		 2748#define M88E1000_PSSR_JABBER 0x0001 /* 1=Jabber */
2749#define M88E1000_PSSR_REV_POLARITY 0x0002 /* 1=Polarity reversed */
2750#define M88E1000_PSSR_DOWNSHIFT 0x0020 /* 1=Downshifted */
2751#define M88E1000_PSSR_MDIX 0x0040 /* 1=MDIX; 0=MDI */
2752#define M88E1000_PSSR_CABLE_LENGTH 0x0380 /* 0=<50M;1=50-80M;2=80-110M;
2753 * 3=110-140M;4=>140M */
2754#define M88E1000_PSSR_LINK 0x0400 /* 1=Link up, 0=Link down */
2755#define M88E1000_PSSR_SPD_DPLX_RESOLVED 0x0800 /* 1=Speed & Duplex resolved */
2756#define M88E1000_PSSR_PAGE_RCVD 0x1000 /* 1=Page received */
2757#define M88E1000_PSSR_DPLX 0x2000 /* 1=Duplex 0=Half Duplex */
2758#define M88E1000_PSSR_SPEED 0xC000 /* Speed, bits 14:15 */
2759#define M88E1000_PSSR_10MBS 0x0000 /* 00=10Mbs */
2760#define M88E1000_PSSR_100MBS 0x4000 /* 01=100Mbs */
2761#define M88E1000_PSSR_1000MBS 0x8000 /* 10=1000Mbs */
1da177e4
LT		 2762
2763#define M88E1000_PSSR_REV_POLARITY_SHIFT 1
2764#define M88E1000_PSSR_DOWNSHIFT_SHIFT 5
2765#define M88E1000_PSSR_MDIX_SHIFT 6
2766#define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7
2767
2768/* M88E1000 Extended PHY Specific Control Register */
120a5d0d
JB		 2769#define M88E1000_EPSCR_FIBER_LOOPBACK 0x4000 /* 1=Fiber loopback */
2770#define M88E1000_EPSCR_DOWN_NO_IDLE 0x8000 /* 1=Lost lock detect enabled.
2771 * Will assert lost lock and bring
2772 * link down if idle not seen
2773 * within 1ms in 1000BASE-T
2774 */
1da177e4
LT		 2775/* Number of times we will attempt to autonegotiate before downshifting if we
2776 * are the master */
2777#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00
2778#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X 0x0000
2779#define M88E1000_EPSCR_MASTER_DOWNSHIFT_2X 0x0400
2780#define M88E1000_EPSCR_MASTER_DOWNSHIFT_3X 0x0800
2781#define M88E1000_EPSCR_MASTER_DOWNSHIFT_4X 0x0C00
2782/* Number of times we will attempt to autonegotiate before downshifting if we
2783 * are the slave */
2784#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK 0x0300
2785#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS 0x0000
2786#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X 0x0100
2787#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X 0x0200
2788#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X 0x0300
120a5d0d
JB		 2789#define M88E1000_EPSCR_TX_CLK_2_5 0x0060 /* 2.5 MHz TX_CLK */
2790#define M88E1000_EPSCR_TX_CLK_25 0x0070 /* 25 MHz TX_CLK */
2791#define M88E1000_EPSCR_TX_CLK_0 0x0000 /* NO TX_CLK */
1da177e4 2792
ee04022a
AK		 2793/* M88EC018 Rev 2 specific DownShift settings */
2794#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK 0x0E00
2795#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X 0x0000
2796#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X 0x0200
2797#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X 0x0400
2798#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X 0x0600
2799#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X 0x0800
2800#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X 0x0A00
2801#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X 0x0C00
2802#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X 0x0E00
2803
1da177e4
LT		 2804/* IGP01E1000 Specific Port Config Register - R/W */
2805#define IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT 0x0010
2806#define IGP01E1000_PSCFR_PRE_EN 0x0020
2807#define IGP01E1000_PSCFR_SMART_SPEED 0x0080
2808#define IGP01E1000_PSCFR_DISABLE_TPLOOPBACK 0x0100
2809#define IGP01E1000_PSCFR_DISABLE_JABBER 0x0400
2810#define IGP01E1000_PSCFR_DISABLE_TRANSMIT 0x2000
2811
2812/* IGP01E1000 Specific Port Status Register - R/O */
120a5d0d 2813#define IGP01E1000_PSSR_AUTONEG_FAILED 0x0001 /* RO LH SC */
1da177e4
LT		 2814#define IGP01E1000_PSSR_POLARITY_REVERSED 0x0002
2815#define IGP01E1000_PSSR_CABLE_LENGTH 0x007C
2816#define IGP01E1000_PSSR_FULL_DUPLEX 0x0200
2817#define IGP01E1000_PSSR_LINK_UP 0x0400
2818#define IGP01E1000_PSSR_MDIX 0x0800
120a5d0d 2819#define IGP01E1000_PSSR_SPEED_MASK 0xC000 /* speed bits mask */
1da177e4
LT		 2820#define IGP01E1000_PSSR_SPEED_10MBPS 0x4000
2821#define IGP01E1000_PSSR_SPEED_100MBPS 0x8000
2822#define IGP01E1000_PSSR_SPEED_1000MBPS 0xC000
120a5d0d
JB		 2823#define IGP01E1000_PSSR_CABLE_LENGTH_SHIFT 0x0002 /* shift right 2 */
2824#define IGP01E1000_PSSR_MDIX_SHIFT 0x000B /* shift right 11 */
1da177e4
LT		 2825
2826/* IGP01E1000 Specific Port Control Register - R/W */
2827#define IGP01E1000_PSCR_TP_LOOPBACK 0x0010
2828#define IGP01E1000_PSCR_CORRECT_NC_SCMBLR 0x0200
2829#define IGP01E1000_PSCR_TEN_CRS_SELECT 0x0400
2830#define IGP01E1000_PSCR_FLIP_CHIP 0x0800
2831#define IGP01E1000_PSCR_AUTO_MDIX 0x1000
120a5d0d 2832#define IGP01E1000_PSCR_FORCE_MDI_MDIX 0x2000 /* 0-MDI, 1-MDIX */
1da177e4
LT		 2833
2834/* IGP01E1000 Specific Port Link Health Register */
2835#define IGP01E1000_PLHR_SS_DOWNGRADE 0x8000
2836#define IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR 0x4000
2837#define IGP01E1000_PLHR_MASTER_FAULT 0x2000
2838#define IGP01E1000_PLHR_MASTER_RESOLUTION 0x1000
120a5d0d
JB		 2839#define IGP01E1000_PLHR_GIG_REM_RCVR_NOK 0x0800 /* LH */
2840#define IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW 0x0400 /* LH */
2841#define IGP01E1000_PLHR_DATA_ERR_1 0x0200 /* LH */
1da177e4
LT		 2842#define IGP01E1000_PLHR_DATA_ERR_0 0x0100
2843#define IGP01E1000_PLHR_AUTONEG_FAULT 0x0040
2844#define IGP01E1000_PLHR_AUTONEG_ACTIVE 0x0010
2845#define IGP01E1000_PLHR_VALID_CHANNEL_D 0x0008
2846#define IGP01E1000_PLHR_VALID_CHANNEL_C 0x0004
2847#define IGP01E1000_PLHR_VALID_CHANNEL_B 0x0002
2848#define IGP01E1000_PLHR_VALID_CHANNEL_A 0x0001
2849
2850/* IGP01E1000 Channel Quality Register */
2851#define IGP01E1000_MSE_CHANNEL_D 0x000F
2852#define IGP01E1000_MSE_CHANNEL_C 0x00F0
2853#define IGP01E1000_MSE_CHANNEL_B 0x0F00
2854#define IGP01E1000_MSE_CHANNEL_A 0xF000
2855
120a5d0d
JB		 2856#define IGP02E1000_PM_SPD 0x0001 /* Smart Power Down */
2857#define IGP02E1000_PM_D3_LPLU 0x0004 /* Enable LPLU in non-D0a modes */
2858#define IGP02E1000_PM_D0_LPLU 0x0002 /* Enable LPLU in D0a mode */
2d7edb92 2859
1da177e4
LT		 2860/* IGP01E1000 DSP reset macros */
2861#define DSP_RESET_ENABLE 0x0
2862#define DSP_RESET_DISABLE 0x2
2863#define E1000_MAX_DSP_RESETS 10
2864
2d7edb92 2865/* IGP01E1000 & IGP02E1000 AGC Registers */
1da177e4 2866
120a5d0d
JB		 2867#define IGP01E1000_AGC_LENGTH_SHIFT 7 /* Coarse - 13:11, Fine - 10:7 */
2868#define IGP02E1000_AGC_LENGTH_SHIFT 9 /* Coarse - 15:13, Fine - 12:9 */
2d7edb92
MC		 2869
2870/* IGP02E1000 AGC Register Length 9-bit mask */
2871#define IGP02E1000_AGC_LENGTH_MASK 0x7F
1da177e4
LT		 2872
2873/* 7 bits (3 Coarse + 4 Fine) --> 128 optional values */
2874#define IGP01E1000_AGC_LENGTH_TABLE_SIZE 128
868d5309 2875#define IGP02E1000_AGC_LENGTH_TABLE_SIZE 113
1da177e4 2876
2d7edb92 2877/* The precision error of the cable length is +/- 10 meters */
1da177e4 2878#define IGP01E1000_AGC_RANGE 10
868d5309 2879#define IGP02E1000_AGC_RANGE 15
1da177e4
LT		 2880
2881/* IGP01E1000 PCS Initialization register */
2882/* bits 3:6 in the PCS registers stores the channels polarity */
2883#define IGP01E1000_PHY_POLARITY_MASK 0x0078
2884
2885/* IGP01E1000 GMII FIFO Register */
120a5d0d
JB		 2886#define IGP01E1000_GMII_FLEX_SPD 0x10 /* Enable flexible speed
2887 * on Link-Up */
2888#define IGP01E1000_GMII_SPD 0x20 /* Enable SPD */
1da177e4
LT		 2889
2890/* IGP01E1000 Analog Register */
2891#define IGP01E1000_ANALOG_SPARE_FUSE_STATUS 0x20D1
2892#define IGP01E1000_ANALOG_FUSE_STATUS 0x20D0
2893#define IGP01E1000_ANALOG_FUSE_CONTROL 0x20DC
2894#define IGP01E1000_ANALOG_FUSE_BYPASS 0x20DE
2895
2896#define IGP01E1000_ANALOG_FUSE_POLY_MASK 0xF000
2897#define IGP01E1000_ANALOG_FUSE_FINE_MASK 0x0F80
2898#define IGP01E1000_ANALOG_FUSE_COARSE_MASK 0x0070
2899#define IGP01E1000_ANALOG_SPARE_FUSE_ENABLED 0x0100
2900#define IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL 0x0002
2901
2902#define IGP01E1000_ANALOG_FUSE_COARSE_THRESH 0x0040
2903#define IGP01E1000_ANALOG_FUSE_COARSE_10 0x0010
2904#define IGP01E1000_ANALOG_FUSE_FINE_1 0x0080
2905#define IGP01E1000_ANALOG_FUSE_FINE_10 0x0500
2906
1da177e4
LT		 2907/* Bit definitions for valid PHY IDs. */
2908/* I = Integrated
2909 * E = External
2910 */
2a88c173 2911#define M88_VENDOR 0x0141
1da177e4
LT		 2912#define M88E1000_E_PHY_ID 0x01410C50
2913#define M88E1000_I_PHY_ID 0x01410C30
2914#define M88E1011_I_PHY_ID 0x01410C20
2915#define IGP01E1000_I_PHY_ID 0x02A80380
2916#define M88E1000_12_PHY_ID M88E1000_E_PHY_ID
2917#define M88E1000_14_PHY_ID M88E1000_E_PHY_ID
2918#define M88E1011_I_REV_4 0x04
2d7edb92 2919#define M88E1111_I_PHY_ID 0x01410CC0
cf8e09b0 2920#define M88E1118_E_PHY_ID 0x01410E40
2d7edb92 2921#define L1LXT971A_PHY_ID 0x001378E0
1da177e4 2922
5377a416
DB		 2923#define RTL8211B_PHY_ID 0x001CC910
2924#define RTL8201N_PHY_ID 0x8200
2925#define RTL_PHY_CTRL_FD 0x0100 /* Full duplex.0=half; 1=full */
2926#define RTL_PHY_CTRL_SPD_100 0x200000 /* Force 100Mb */
2927
d37ea5d5
AK		 2928/* Bits...
2929 * 15-5: page
2930 * 4-0: register offset
2931 */
2932#define PHY_PAGE_SHIFT 5
2933#define PHY_REG(page, reg) \
2934 (((page) << PHY_PAGE_SHIFT) | ((reg) & MAX_PHY_REG_ADDRESS))
2935
2936#define IGP3_PHY_PORT_CTRL \
120a5d0d 2937 PHY_REG(769, 17) /* Port General Configuration */
d37ea5d5 2938#define IGP3_PHY_RATE_ADAPT_CTRL \
120a5d0d 2939 PHY_REG(769, 25) /* Rate Adapter Control Register */
d37ea5d5
AK		 2940
2941#define IGP3_KMRN_FIFO_CTRL_STATS \
120a5d0d 2942 PHY_REG(770, 16) /* KMRN FIFO's control/status register */
d37ea5d5 2943#define IGP3_KMRN_POWER_MNG_CTRL \
120a5d0d 2944 PHY_REG(770, 17) /* KMRN Power Management Control Register */
d37ea5d5 2945#define IGP3_KMRN_INBAND_CTRL \
120a5d0d 2946 PHY_REG(770, 18) /* KMRN Inband Control Register */
d37ea5d5 2947#define IGP3_KMRN_DIAG \
120a5d0d
JB		 2948 PHY_REG(770, 19) /* KMRN Diagnostic register */
2949#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS 0x0002 /* RX PCS is not synced */
d37ea5d5 2950#define IGP3_KMRN_ACK_TIMEOUT \
120a5d0d 2951 PHY_REG(770, 20) /* KMRN Acknowledge Timeouts register */
d37ea5d5
AK		 2952
2953#define IGP3_VR_CTRL \
120a5d0d
JB		 2954 PHY_REG(776, 18) /* Voltage regulator control register */
2955#define IGP3_VR_CTRL_MODE_SHUT 0x0200 /* Enter powerdown, shutdown VRs */
2956#define IGP3_VR_CTRL_MODE_MASK 0x0300 /* Shutdown VR Mask */
d37ea5d5
AK		 2957
2958#define IGP3_CAPABILITY \
120a5d0d 2959 PHY_REG(776, 19) /* IGP3 Capability Register */
d37ea5d5
AK		 2960
2961/* Capabilities for SKU Control */
120a5d0d
JB		 2962#define IGP3_CAP_INITIATE_TEAM 0x0001 /* Able to initiate a team */
2963#define IGP3_CAP_WFM 0x0002 /* Support WoL and PXE */
2964#define IGP3_CAP_ASF 0x0004 /* Support ASF */
2965#define IGP3_CAP_LPLU 0x0008 /* Support Low Power Link Up */
2966#define IGP3_CAP_DC_AUTO_SPEED 0x0010 /* Support AC/DC Auto Link Speed */
2967#define IGP3_CAP_SPD 0x0020 /* Support Smart Power Down */
2968#define IGP3_CAP_MULT_QUEUE 0x0040 /* Support 2 tx & 2 rx queues */
2969#define IGP3_CAP_RSS 0x0080 /* Support RSS */
2970#define IGP3_CAP_8021PQ 0x0100 /* Support 802.1Q & 802.1p */
2971#define IGP3_CAP_AMT_CB 0x0200 /* Support active manageability and circuit breaker */
d37ea5d5
AK		 2972
2973#define IGP3_PPC_JORDAN_EN 0x0001
2974#define IGP3_PPC_JORDAN_GIGA_SPEED 0x0002
2975
2976#define IGP3_KMRN_PMC_EE_IDLE_LINK_DIS 0x0001
2977#define IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK 0x001E
2978#define IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA 0x0020
2979#define IGP3_KMRN_PMC_K0S_MODE1_EN_100 0x0040
2980
120a5d0d
JB		 2981#define IGP3E1000_PHY_MISC_CTRL 0x1B /* Misc. Ctrl register */
2982#define IGP3_PHY_MISC_DUPLEX_MANUAL_SET 0x1000 /* Duplex Manual Set */
d37ea5d5
AK		 2983
2984#define IGP3_KMRN_EXT_CTRL PHY_REG(770, 18)
2985#define IGP3_KMRN_EC_DIS_INBAND 0x0080
2986
2987#define IGP03E1000_E_PHY_ID 0x02A80390
120a5d0d 2988#define IFE_E_PHY_ID 0x02A80330 /* 10/100 PHY */
d37ea5d5
AK		 2989#define IFE_PLUS_E_PHY_ID 0x02A80320
2990#define IFE_C_E_PHY_ID 0x02A80310
2991
120a5d0d
JB		 2992#define IFE_PHY_EXTENDED_STATUS_CONTROL 0x10 /* 100BaseTx Extended Status, Control and Address */
2993#define IFE_PHY_SPECIAL_CONTROL 0x11 /* 100BaseTx PHY special control register */
2994#define IFE_PHY_RCV_FALSE_CARRIER 0x13 /* 100BaseTx Receive False Carrier Counter */
2995#define IFE_PHY_RCV_DISCONNECT 0x14 /* 100BaseTx Receive Disconnect Counter */
2996#define IFE_PHY_RCV_ERROT_FRAME 0x15 /* 100BaseTx Receive Error Frame Counter */
2997#define IFE_PHY_RCV_SYMBOL_ERR 0x16 /* Receive Symbol Error Counter */
2998#define IFE_PHY_PREM_EOF_ERR 0x17 /* 100BaseTx Receive Premature End Of Frame Error Counter */
2999#define IFE_PHY_RCV_EOF_ERR 0x18 /* 10BaseT Receive End Of Frame Error Counter */
3000#define IFE_PHY_TX_JABBER_DETECT 0x19 /* 10BaseT Transmit Jabber Detect Counter */
3001#define IFE_PHY_EQUALIZER 0x1A /* PHY Equalizer Control and Status */
3002#define IFE_PHY_SPECIAL_CONTROL_LED 0x1B /* PHY special control and LED configuration */
3003#define IFE_PHY_MDIX_CONTROL 0x1C /* MDI/MDI-X Control register */
3004#define IFE_PHY_HWI_CONTROL 0x1D /* Hardware Integrity Control (HWI) */
3005
3006#define IFE_PESC_REDUCED_POWER_DOWN_DISABLE 0x2000 /* Default 1 = Disable auto reduced power down */
3007#define IFE_PESC_100BTX_POWER_DOWN 0x0400 /* Indicates the power state of 100BASE-TX */
3008#define IFE_PESC_10BTX_POWER_DOWN 0x0200 /* Indicates the power state of 10BASE-T */
3009#define IFE_PESC_POLARITY_REVERSED 0x0100 /* Indicates 10BASE-T polarity */
3010#define IFE_PESC_PHY_ADDR_MASK 0x007C /* Bit 6:2 for sampled PHY address */
3011#define IFE_PESC_SPEED 0x0002 /* Auto-negotiation speed result 1=100Mbs, 0=10Mbs */
3012#define IFE_PESC_DUPLEX 0x0001 /* Auto-negotiation duplex result 1=Full, 0=Half */
d37ea5d5
AK		 3013#define IFE_PESC_POLARITY_REVERSED_SHIFT 8
3014
120a5d0d
JB		 3015#define IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN 0x0100 /* 1 = Dynamic Power Down disabled */
3016#define IFE_PSC_FORCE_POLARITY 0x0020 /* 1=Reversed Polarity, 0=Normal */
3017#define IFE_PSC_AUTO_POLARITY_DISABLE 0x0010 /* 1=Auto Polarity Disabled, 0=Enabled */
3018#define IFE_PSC_JABBER_FUNC_DISABLE 0x0001 /* 1=Jabber Disabled, 0=Normal Jabber Operation */
d37ea5d5
AK		 3019#define IFE_PSC_FORCE_POLARITY_SHIFT 5
3020#define IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT 4
3021
120a5d0d
JB		 3022#define IFE_PMC_AUTO_MDIX 0x0080 /* 1=enable MDI/MDI-X feature, default 0=disabled */
3023#define IFE_PMC_FORCE_MDIX 0x0040 /* 1=force MDIX-X, 0=force MDI */
3024#define IFE_PMC_MDIX_STATUS 0x0020 /* 1=MDI-X, 0=MDI */
3025#define IFE_PMC_AUTO_MDIX_COMPLETE 0x0010 /* Resolution algorithm is completed */
d37ea5d5 3026#define IFE_PMC_MDIX_MODE_SHIFT 6
120a5d0d
JB		 3027#define IFE_PHC_MDIX_RESET_ALL_MASK 0x0000 /* Disable auto MDI-X */
3028
3029#define IFE_PHC_HWI_ENABLE 0x8000 /* Enable the HWI feature */
3030#define IFE_PHC_ABILITY_CHECK 0x4000 /* 1= Test Passed, 0=failed */
3031#define IFE_PHC_TEST_EXEC 0x2000 /* PHY launch test pulses on the wire */
3032#define IFE_PHC_HIGHZ 0x0200 /* 1 = Open Circuit */
3033#define IFE_PHC_LOWZ 0x0400 /* 1 = Short Circuit */
3034#define IFE_PHC_LOW_HIGH_Z_MASK 0x0600 /* Mask for indication type of problem on the line */
3035#define IFE_PHC_DISTANCE_MASK 0x01FF /* Mask for distance to the cable problem, in 80cm granularity */
3036#define IFE_PHC_RESET_ALL_MASK 0x0000 /* Disable HWI */
3037#define IFE_PSCL_PROBE_MODE 0x0020 /* LED Probe mode */
3038#define IFE_PSCL_PROBE_LEDS_OFF 0x0006 /* Force LEDs 0 and 2 off */
3039#define IFE_PSCL_PROBE_LEDS_ON 0x0007 /* Force LEDs 0 and 2 on */
3040
3041#define ICH_FLASH_COMMAND_TIMEOUT 5000 /* 5000 uSecs - adjusted */
3042#define ICH_FLASH_ERASE_TIMEOUT 3000000 /* Up to 3 seconds - worst case */
3043#define ICH_FLASH_CYCLE_REPEAT_COUNT 10 /* 10 cycles */
2df7d59f
JK		 3044#define ICH_FLASH_SEG_SIZE_256 256
3045#define ICH_FLASH_SEG_SIZE_4K 4096
3046#define ICH_FLASH_SEG_SIZE_64K 65536
3047
3048#define ICH_CYCLE_READ 0x0
3049#define ICH_CYCLE_RESERVED 0x1
3050#define ICH_CYCLE_WRITE 0x2
3051#define ICH_CYCLE_ERASE 0x3
3052
3053#define ICH_FLASH_GFPREG 0x0000
3054#define ICH_FLASH_HSFSTS 0x0004
3055#define ICH_FLASH_HSFCTL 0x0006
3056#define ICH_FLASH_FADDR 0x0008
3057#define ICH_FLASH_FDATA0 0x0010
3058#define ICH_FLASH_FRACC 0x0050
3059#define ICH_FLASH_FREG0 0x0054
3060#define ICH_FLASH_FREG1 0x0058
3061#define ICH_FLASH_FREG2 0x005C
3062#define ICH_FLASH_FREG3 0x0060
3063#define ICH_FLASH_FPR0 0x0074
3064#define ICH_FLASH_FPR1 0x0078
3065#define ICH_FLASH_SSFSTS 0x0090
3066#define ICH_FLASH_SSFCTL 0x0092
3067#define ICH_FLASH_PREOP 0x0094
3068#define ICH_FLASH_OPTYPE 0x0096
3069#define ICH_FLASH_OPMENU 0x0098
3070
3071#define ICH_FLASH_REG_MAPSIZE 0x00A0
3072#define ICH_FLASH_SECTOR_SIZE 4096
3073#define ICH_GFPREG_BASE_MASK 0x1FFF
3074#define ICH_FLASH_LINEAR_ADDR_MASK 0x00FFFFFF
d37ea5d5 3075
1da177e4
LT		 3076/* Miscellaneous PHY bit definitions. */
3077#define PHY_PREAMBLE 0xFFFFFFFF
3078#define PHY_SOF 0x01
3079#define PHY_OP_READ 0x02
3080#define PHY_OP_WRITE 0x01
3081#define PHY_TURNAROUND 0x02
3082#define PHY_PREAMBLE_SIZE 32
3083#define MII_CR_SPEED_1000 0x0040
3084#define MII_CR_SPEED_100 0x2000
3085#define MII_CR_SPEED_10 0x0000
3086#define E1000_PHY_ADDRESS 0x01
120a5d0d
JB		 3087#define PHY_AUTO_NEG_TIME 45 /* 4.5 Seconds */
3088#define PHY_FORCE_TIME 20 /* 2.0 Seconds */
1da177e4 3089#define PHY_REVISION_MASK 0xFFFFFFF0
120a5d0d 3090#define DEVICE_SPEED_MASK 0x00000300 /* Device Ctrl Reg Speed Mask */
1da177e4
LT		 3091#define REG4_SPEED_MASK 0x01E0
3092#define REG9_SPEED_MASK 0x0300
3093#define ADVERTISE_10_HALF 0x0001
3094#define ADVERTISE_10_FULL 0x0002
3095#define ADVERTISE_100_HALF 0x0004
3096#define ADVERTISE_100_FULL 0x0008
3097#define ADVERTISE_1000_HALF 0x0010
3098#define ADVERTISE_1000_FULL 0x0020
120a5d0d
JB		 3099#define AUTONEG_ADVERTISE_SPEED_DEFAULT 0x002F /* Everything but 1000-Half */
3100#define AUTONEG_ADVERTISE_10_100_ALL 0x000F /* All 10/100 speeds */
3101#define AUTONEG_ADVERTISE_10_ALL 0x0003 /* 10Mbps Full & Half speeds */
1da177e4
LT		 3102
3103#endif /* _E1000_HW_H_ */
Linux 6.x block layer and io_uring tree(s)