Commit | Line | Data |
---|---|---|
f707079d | 1 | // SPDX-License-Identifier: GPL-2.0 |
fdc50a94 YG |
2 | /* |
3 | * MMCIF eMMC driver. | |
4 | * | |
5 | * Copyright (C) 2010 Renesas Solutions Corp. | |
6 | * Yusuke Goda <yusuke.goda.sx@renesas.com> | |
fdc50a94 YG |
7 | */ |
8 | ||
f985da17 GL |
9 | /* |
10 | * The MMCIF driver is now processing MMC requests asynchronously, according | |
11 | * to the Linux MMC API requirement. | |
12 | * | |
13 | * The MMCIF driver processes MMC requests in up to 3 stages: command, optional | |
14 | * data, and optional stop. To achieve asynchronous processing each of these | |
15 | * stages is split into two halves: a top and a bottom half. The top half | |
16 | * initialises the hardware, installs a timeout handler to handle completion | |
17 | * timeouts, and returns. In case of the command stage this immediately returns | |
18 | * control to the caller, leaving all further processing to run asynchronously. | |
19 | * All further request processing is performed by the bottom halves. | |
20 | * | |
21 | * The bottom half further consists of a "hard" IRQ handler, an IRQ handler | |
22 | * thread, a DMA completion callback, if DMA is used, a timeout work, and | |
23 | * request- and stage-specific handler methods. | |
24 | * | |
25 | * Each bottom half run begins with either a hardware interrupt, a DMA callback | |
26 | * invocation, or a timeout work run. In case of an error or a successful | |
27 | * processing completion, the MMC core is informed and the request processing is | |
28 | * finished. In case processing has to continue, i.e., if data has to be read | |
29 | * from or written to the card, or if a stop command has to be sent, the next | |
30 | * top half is called, which performs the necessary hardware handling and | |
31 | * reschedules the timeout work. This returns the driver state machine into the | |
32 | * bottom half waiting state. | |
33 | */ | |
34 | ||
86df1745 | 35 | #include <linux/bitops.h> |
aa0787a9 GL |
36 | #include <linux/clk.h> |
37 | #include <linux/completion.h> | |
e47bf32a | 38 | #include <linux/delay.h> |
fdc50a94 | 39 | #include <linux/dma-mapping.h> |
a782d688 | 40 | #include <linux/dmaengine.h> |
fdc50a94 YG |
41 | #include <linux/mmc/card.h> |
42 | #include <linux/mmc/core.h> | |
e47bf32a | 43 | #include <linux/mmc/host.h> |
fdc50a94 YG |
44 | #include <linux/mmc/mmc.h> |
45 | #include <linux/mmc/sdio.h> | |
fdc50a94 | 46 | #include <linux/mmc/sh_mmcif.h> |
e480606a | 47 | #include <linux/mmc/slot-gpio.h> |
bf68a812 | 48 | #include <linux/mod_devicetable.h> |
8047310e | 49 | #include <linux/mutex.h> |
89d49a70 | 50 | #include <linux/of_device.h> |
a782d688 | 51 | #include <linux/pagemap.h> |
e47bf32a | 52 | #include <linux/platform_device.h> |
efe6a8ad | 53 | #include <linux/pm_qos.h> |
faca6648 | 54 | #include <linux/pm_runtime.h> |
d00cadac | 55 | #include <linux/sh_dma.h> |
3b0beafc | 56 | #include <linux/spinlock.h> |
88b47679 | 57 | #include <linux/module.h> |
fdc50a94 YG |
58 | |
59 | #define DRIVER_NAME "sh_mmcif" | |
fdc50a94 | 60 | |
fdc50a94 YG |
61 | /* CE_CMD_SET */ |
62 | #define CMD_MASK 0x3f000000 | |
63 | #define CMD_SET_RTYP_NO ((0 << 23) | (0 << 22)) | |
64 | #define CMD_SET_RTYP_6B ((0 << 23) | (1 << 22)) /* R1/R1b/R3/R4/R5 */ | |
65 | #define CMD_SET_RTYP_17B ((1 << 23) | (0 << 22)) /* R2 */ | |
66 | #define CMD_SET_RBSY (1 << 21) /* R1b */ | |
67 | #define CMD_SET_CCSEN (1 << 20) | |
68 | #define CMD_SET_WDAT (1 << 19) /* 1: on data, 0: no data */ | |
69 | #define CMD_SET_DWEN (1 << 18) /* 1: write, 0: read */ | |
70 | #define CMD_SET_CMLTE (1 << 17) /* 1: multi block trans, 0: single */ | |
71 | #define CMD_SET_CMD12EN (1 << 16) /* 1: CMD12 auto issue */ | |
72 | #define CMD_SET_RIDXC_INDEX ((0 << 15) | (0 << 14)) /* index check */ | |
73 | #define CMD_SET_RIDXC_BITS ((0 << 15) | (1 << 14)) /* check bits check */ | |
74 | #define CMD_SET_RIDXC_NO ((1 << 15) | (0 << 14)) /* no check */ | |
75 | #define CMD_SET_CRC7C ((0 << 13) | (0 << 12)) /* CRC7 check*/ | |
76 | #define CMD_SET_CRC7C_BITS ((0 << 13) | (1 << 12)) /* check bits check*/ | |
77 | #define CMD_SET_CRC7C_INTERNAL ((1 << 13) | (0 << 12)) /* internal CRC7 check*/ | |
78 | #define CMD_SET_CRC16C (1 << 10) /* 0: CRC16 check*/ | |
79 | #define CMD_SET_CRCSTE (1 << 8) /* 1: not receive CRC status */ | |
80 | #define CMD_SET_TBIT (1 << 7) /* 1: tran mission bit "Low" */ | |
81 | #define CMD_SET_OPDM (1 << 6) /* 1: open/drain */ | |
82 | #define CMD_SET_CCSH (1 << 5) | |
555061f9 | 83 | #define CMD_SET_DARS (1 << 2) /* Dual Data Rate */ |
fdc50a94 YG |
84 | #define CMD_SET_DATW_1 ((0 << 1) | (0 << 0)) /* 1bit */ |
85 | #define CMD_SET_DATW_4 ((0 << 1) | (1 << 0)) /* 4bit */ | |
86 | #define CMD_SET_DATW_8 ((1 << 1) | (0 << 0)) /* 8bit */ | |
87 | ||
88 | /* CE_CMD_CTRL */ | |
89 | #define CMD_CTRL_BREAK (1 << 0) | |
90 | ||
91 | /* CE_BLOCK_SET */ | |
92 | #define BLOCK_SIZE_MASK 0x0000ffff | |
93 | ||
fdc50a94 YG |
94 | /* CE_INT */ |
95 | #define INT_CCSDE (1 << 29) | |
96 | #define INT_CMD12DRE (1 << 26) | |
97 | #define INT_CMD12RBE (1 << 25) | |
98 | #define INT_CMD12CRE (1 << 24) | |
99 | #define INT_DTRANE (1 << 23) | |
100 | #define INT_BUFRE (1 << 22) | |
101 | #define INT_BUFWEN (1 << 21) | |
102 | #define INT_BUFREN (1 << 20) | |
103 | #define INT_CCSRCV (1 << 19) | |
104 | #define INT_RBSYE (1 << 17) | |
105 | #define INT_CRSPE (1 << 16) | |
106 | #define INT_CMDVIO (1 << 15) | |
107 | #define INT_BUFVIO (1 << 14) | |
108 | #define INT_WDATERR (1 << 11) | |
109 | #define INT_RDATERR (1 << 10) | |
110 | #define INT_RIDXERR (1 << 9) | |
111 | #define INT_RSPERR (1 << 8) | |
112 | #define INT_CCSTO (1 << 5) | |
113 | #define INT_CRCSTO (1 << 4) | |
114 | #define INT_WDATTO (1 << 3) | |
115 | #define INT_RDATTO (1 << 2) | |
116 | #define INT_RBSYTO (1 << 1) | |
117 | #define INT_RSPTO (1 << 0) | |
118 | #define INT_ERR_STS (INT_CMDVIO | INT_BUFVIO | INT_WDATERR | \ | |
119 | INT_RDATERR | INT_RIDXERR | INT_RSPERR | \ | |
120 | INT_CCSTO | INT_CRCSTO | INT_WDATTO | \ | |
121 | INT_RDATTO | INT_RBSYTO | INT_RSPTO) | |
122 | ||
8af50750 GL |
123 | #define INT_ALL (INT_RBSYE | INT_CRSPE | INT_BUFREN | \ |
124 | INT_BUFWEN | INT_CMD12DRE | INT_BUFRE | \ | |
125 | INT_DTRANE | INT_CMD12RBE | INT_CMD12CRE) | |
126 | ||
967bcb77 GL |
127 | #define INT_CCS (INT_CCSTO | INT_CCSRCV | INT_CCSDE) |
128 | ||
fdc50a94 YG |
129 | /* CE_INT_MASK */ |
130 | #define MASK_ALL 0x00000000 | |
131 | #define MASK_MCCSDE (1 << 29) | |
132 | #define MASK_MCMD12DRE (1 << 26) | |
133 | #define MASK_MCMD12RBE (1 << 25) | |
134 | #define MASK_MCMD12CRE (1 << 24) | |
135 | #define MASK_MDTRANE (1 << 23) | |
136 | #define MASK_MBUFRE (1 << 22) | |
137 | #define MASK_MBUFWEN (1 << 21) | |
138 | #define MASK_MBUFREN (1 << 20) | |
139 | #define MASK_MCCSRCV (1 << 19) | |
140 | #define MASK_MRBSYE (1 << 17) | |
141 | #define MASK_MCRSPE (1 << 16) | |
142 | #define MASK_MCMDVIO (1 << 15) | |
143 | #define MASK_MBUFVIO (1 << 14) | |
144 | #define MASK_MWDATERR (1 << 11) | |
145 | #define MASK_MRDATERR (1 << 10) | |
146 | #define MASK_MRIDXERR (1 << 9) | |
147 | #define MASK_MRSPERR (1 << 8) | |
148 | #define MASK_MCCSTO (1 << 5) | |
149 | #define MASK_MCRCSTO (1 << 4) | |
150 | #define MASK_MWDATTO (1 << 3) | |
151 | #define MASK_MRDATTO (1 << 2) | |
152 | #define MASK_MRBSYTO (1 << 1) | |
153 | #define MASK_MRSPTO (1 << 0) | |
154 | ||
ee4b8887 GL |
155 | #define MASK_START_CMD (MASK_MCMDVIO | MASK_MBUFVIO | MASK_MWDATERR | \ |
156 | MASK_MRDATERR | MASK_MRIDXERR | MASK_MRSPERR | \ | |
967bcb77 | 157 | MASK_MCRCSTO | MASK_MWDATTO | \ |
ee4b8887 GL |
158 | MASK_MRDATTO | MASK_MRBSYTO | MASK_MRSPTO) |
159 | ||
8af50750 GL |
160 | #define MASK_CLEAN (INT_ERR_STS | MASK_MRBSYE | MASK_MCRSPE | \ |
161 | MASK_MBUFREN | MASK_MBUFWEN | \ | |
162 | MASK_MCMD12DRE | MASK_MBUFRE | MASK_MDTRANE | \ | |
163 | MASK_MCMD12RBE | MASK_MCMD12CRE) | |
164 | ||
fdc50a94 YG |
165 | /* CE_HOST_STS1 */ |
166 | #define STS1_CMDSEQ (1 << 31) | |
167 | ||
168 | /* CE_HOST_STS2 */ | |
169 | #define STS2_CRCSTE (1 << 31) | |
170 | #define STS2_CRC16E (1 << 30) | |
171 | #define STS2_AC12CRCE (1 << 29) | |
172 | #define STS2_RSPCRC7E (1 << 28) | |
173 | #define STS2_CRCSTEBE (1 << 27) | |
174 | #define STS2_RDATEBE (1 << 26) | |
175 | #define STS2_AC12REBE (1 << 25) | |
176 | #define STS2_RSPEBE (1 << 24) | |
177 | #define STS2_AC12IDXE (1 << 23) | |
178 | #define STS2_RSPIDXE (1 << 22) | |
179 | #define STS2_CCSTO (1 << 15) | |
180 | #define STS2_RDATTO (1 << 14) | |
181 | #define STS2_DATBSYTO (1 << 13) | |
182 | #define STS2_CRCSTTO (1 << 12) | |
183 | #define STS2_AC12BSYTO (1 << 11) | |
184 | #define STS2_RSPBSYTO (1 << 10) | |
185 | #define STS2_AC12RSPTO (1 << 9) | |
186 | #define STS2_RSPTO (1 << 8) | |
187 | #define STS2_CRC_ERR (STS2_CRCSTE | STS2_CRC16E | \ | |
188 | STS2_AC12CRCE | STS2_RSPCRC7E | STS2_CRCSTEBE) | |
189 | #define STS2_TIMEOUT_ERR (STS2_CCSTO | STS2_RDATTO | \ | |
190 | STS2_DATBSYTO | STS2_CRCSTTO | \ | |
191 | STS2_AC12BSYTO | STS2_RSPBSYTO | \ | |
192 | STS2_AC12RSPTO | STS2_RSPTO) | |
193 | ||
b9a349fd GU |
194 | #define CLKDEV_EMMC_DATA 52000000 /* 52 MHz */ |
195 | #define CLKDEV_MMC_DATA 20000000 /* 20 MHz */ | |
196 | #define CLKDEV_INIT 400000 /* 400 kHz */ | |
fdc50a94 | 197 | |
1b1a694d | 198 | enum sh_mmcif_state { |
3b0beafc GL |
199 | STATE_IDLE, |
200 | STATE_REQUEST, | |
201 | STATE_IOS, | |
8047310e | 202 | STATE_TIMEOUT, |
3b0beafc GL |
203 | }; |
204 | ||
1b1a694d | 205 | enum sh_mmcif_wait_for { |
f985da17 GL |
206 | MMCIF_WAIT_FOR_REQUEST, |
207 | MMCIF_WAIT_FOR_CMD, | |
208 | MMCIF_WAIT_FOR_MREAD, | |
209 | MMCIF_WAIT_FOR_MWRITE, | |
210 | MMCIF_WAIT_FOR_READ, | |
211 | MMCIF_WAIT_FOR_WRITE, | |
212 | MMCIF_WAIT_FOR_READ_END, | |
213 | MMCIF_WAIT_FOR_WRITE_END, | |
214 | MMCIF_WAIT_FOR_STOP, | |
215 | }; | |
216 | ||
89d49a70 KM |
217 | /* |
218 | * difference for each SoC | |
219 | */ | |
fdc50a94 YG |
220 | struct sh_mmcif_host { |
221 | struct mmc_host *mmc; | |
f985da17 | 222 | struct mmc_request *mrq; |
fdc50a94 | 223 | struct platform_device *pd; |
6aed678b | 224 | struct clk *clk; |
fdc50a94 | 225 | int bus_width; |
555061f9 | 226 | unsigned char timing; |
aa0787a9 | 227 | bool sd_error; |
f985da17 | 228 | bool dying; |
fdc50a94 YG |
229 | long timeout; |
230 | void __iomem *addr; | |
f985da17 | 231 | u32 *pio_ptr; |
ee4b8887 | 232 | spinlock_t lock; /* protect sh_mmcif_host::state */ |
1b1a694d KM |
233 | enum sh_mmcif_state state; |
234 | enum sh_mmcif_wait_for wait_for; | |
f985da17 GL |
235 | struct delayed_work timeout_work; |
236 | size_t blocksize; | |
237 | int sg_idx; | |
238 | int sg_blkidx; | |
faca6648 | 239 | bool power; |
967bcb77 | 240 | bool ccs_enable; /* Command Completion Signal support */ |
6d6fd367 | 241 | bool clk_ctrl2_enable; |
8047310e | 242 | struct mutex thread_lock; |
89d49a70 | 243 | u32 clkdiv_map; /* see CE_CLK_CTRL::CLKDIV */ |
fdc50a94 | 244 | |
a782d688 GL |
245 | /* DMA support */ |
246 | struct dma_chan *chan_rx; | |
247 | struct dma_chan *chan_tx; | |
248 | struct completion dma_complete; | |
f38f94c6 | 249 | bool dma_active; |
a782d688 | 250 | }; |
fdc50a94 | 251 | |
1b1a694d | 252 | static const struct of_device_id sh_mmcif_of_match[] = { |
70830b41 KM |
253 | { .compatible = "renesas,sh-mmcif" }, |
254 | { } | |
255 | }; | |
1b1a694d | 256 | MODULE_DEVICE_TABLE(of, sh_mmcif_of_match); |
70830b41 | 257 | |
585c3a5a KM |
258 | #define sh_mmcif_host_to_dev(host) (&host->pd->dev) |
259 | ||
fdc50a94 YG |
260 | static inline void sh_mmcif_bitset(struct sh_mmcif_host *host, |
261 | unsigned int reg, u32 val) | |
262 | { | |
487d9fc5 | 263 | writel(val | readl(host->addr + reg), host->addr + reg); |
fdc50a94 YG |
264 | } |
265 | ||
266 | static inline void sh_mmcif_bitclr(struct sh_mmcif_host *host, | |
267 | unsigned int reg, u32 val) | |
268 | { | |
487d9fc5 | 269 | writel(~val & readl(host->addr + reg), host->addr + reg); |
fdc50a94 YG |
270 | } |
271 | ||
1b1a694d | 272 | static void sh_mmcif_dma_complete(void *arg) |
a782d688 GL |
273 | { |
274 | struct sh_mmcif_host *host = arg; | |
8047310e | 275 | struct mmc_request *mrq = host->mrq; |
585c3a5a | 276 | struct device *dev = sh_mmcif_host_to_dev(host); |
69983404 | 277 | |
585c3a5a | 278 | dev_dbg(dev, "Command completed\n"); |
a782d688 | 279 | |
8047310e | 280 | if (WARN(!mrq || !mrq->data, "%s: NULL data in DMA completion!\n", |
585c3a5a | 281 | dev_name(dev))) |
a782d688 GL |
282 | return; |
283 | ||
a782d688 GL |
284 | complete(&host->dma_complete); |
285 | } | |
286 | ||
287 | static void sh_mmcif_start_dma_rx(struct sh_mmcif_host *host) | |
288 | { | |
69983404 GL |
289 | struct mmc_data *data = host->mrq->data; |
290 | struct scatterlist *sg = data->sg; | |
a782d688 GL |
291 | struct dma_async_tx_descriptor *desc = NULL; |
292 | struct dma_chan *chan = host->chan_rx; | |
585c3a5a | 293 | struct device *dev = sh_mmcif_host_to_dev(host); |
a782d688 GL |
294 | dma_cookie_t cookie = -EINVAL; |
295 | int ret; | |
296 | ||
69983404 | 297 | ret = dma_map_sg(chan->device->dev, sg, data->sg_len, |
1ed828db | 298 | DMA_FROM_DEVICE); |
a782d688 | 299 | if (ret > 0) { |
f38f94c6 | 300 | host->dma_active = true; |
16052827 | 301 | desc = dmaengine_prep_slave_sg(chan, sg, ret, |
05f5799c | 302 | DMA_DEV_TO_MEM, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
a782d688 GL |
303 | } |
304 | ||
305 | if (desc) { | |
1b1a694d | 306 | desc->callback = sh_mmcif_dma_complete; |
a782d688 | 307 | desc->callback_param = host; |
a5ece7d2 LW |
308 | cookie = dmaengine_submit(desc); |
309 | sh_mmcif_bitset(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAREN); | |
310 | dma_async_issue_pending(chan); | |
a782d688 | 311 | } |
585c3a5a | 312 | dev_dbg(dev, "%s(): mapped %d -> %d, cookie %d\n", |
69983404 | 313 | __func__, data->sg_len, ret, cookie); |
a782d688 GL |
314 | |
315 | if (!desc) { | |
316 | /* DMA failed, fall back to PIO */ | |
317 | if (ret >= 0) | |
318 | ret = -EIO; | |
319 | host->chan_rx = NULL; | |
f38f94c6 | 320 | host->dma_active = false; |
a782d688 GL |
321 | dma_release_channel(chan); |
322 | /* Free the Tx channel too */ | |
323 | chan = host->chan_tx; | |
324 | if (chan) { | |
325 | host->chan_tx = NULL; | |
326 | dma_release_channel(chan); | |
327 | } | |
585c3a5a | 328 | dev_warn(dev, |
a782d688 GL |
329 | "DMA failed: %d, falling back to PIO\n", ret); |
330 | sh_mmcif_bitclr(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAREN | BUF_ACC_DMAWEN); | |
331 | } | |
332 | ||
585c3a5a | 333 | dev_dbg(dev, "%s(): desc %p, cookie %d, sg[%d]\n", __func__, |
69983404 | 334 | desc, cookie, data->sg_len); |
a782d688 GL |
335 | } |
336 | ||
337 | static void sh_mmcif_start_dma_tx(struct sh_mmcif_host *host) | |
338 | { | |
69983404 GL |
339 | struct mmc_data *data = host->mrq->data; |
340 | struct scatterlist *sg = data->sg; | |
a782d688 GL |
341 | struct dma_async_tx_descriptor *desc = NULL; |
342 | struct dma_chan *chan = host->chan_tx; | |
585c3a5a | 343 | struct device *dev = sh_mmcif_host_to_dev(host); |
a782d688 GL |
344 | dma_cookie_t cookie = -EINVAL; |
345 | int ret; | |
346 | ||
69983404 | 347 | ret = dma_map_sg(chan->device->dev, sg, data->sg_len, |
1ed828db | 348 | DMA_TO_DEVICE); |
a782d688 | 349 | if (ret > 0) { |
f38f94c6 | 350 | host->dma_active = true; |
16052827 | 351 | desc = dmaengine_prep_slave_sg(chan, sg, ret, |
05f5799c | 352 | DMA_MEM_TO_DEV, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
a782d688 GL |
353 | } |
354 | ||
355 | if (desc) { | |
1b1a694d | 356 | desc->callback = sh_mmcif_dma_complete; |
a782d688 | 357 | desc->callback_param = host; |
a5ece7d2 LW |
358 | cookie = dmaengine_submit(desc); |
359 | sh_mmcif_bitset(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAWEN); | |
360 | dma_async_issue_pending(chan); | |
a782d688 | 361 | } |
585c3a5a | 362 | dev_dbg(dev, "%s(): mapped %d -> %d, cookie %d\n", |
69983404 | 363 | __func__, data->sg_len, ret, cookie); |
a782d688 GL |
364 | |
365 | if (!desc) { | |
366 | /* DMA failed, fall back to PIO */ | |
367 | if (ret >= 0) | |
368 | ret = -EIO; | |
369 | host->chan_tx = NULL; | |
f38f94c6 | 370 | host->dma_active = false; |
a782d688 GL |
371 | dma_release_channel(chan); |
372 | /* Free the Rx channel too */ | |
373 | chan = host->chan_rx; | |
374 | if (chan) { | |
375 | host->chan_rx = NULL; | |
376 | dma_release_channel(chan); | |
377 | } | |
585c3a5a | 378 | dev_warn(dev, |
a782d688 GL |
379 | "DMA failed: %d, falling back to PIO\n", ret); |
380 | sh_mmcif_bitclr(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAREN | BUF_ACC_DMAWEN); | |
381 | } | |
382 | ||
585c3a5a | 383 | dev_dbg(dev, "%s(): desc %p, cookie %d\n", __func__, |
a782d688 GL |
384 | desc, cookie); |
385 | } | |
386 | ||
e5a233cb | 387 | static struct dma_chan * |
27cbd7e8 | 388 | sh_mmcif_request_dma_pdata(struct sh_mmcif_host *host, uintptr_t slave_id) |
a782d688 | 389 | { |
0e79f9ae | 390 | dma_cap_mask_t mask; |
a782d688 | 391 | |
e5a233cb LP |
392 | dma_cap_zero(mask); |
393 | dma_cap_set(DMA_SLAVE, mask); | |
27cbd7e8 AB |
394 | if (slave_id <= 0) |
395 | return NULL; | |
e5a233cb | 396 | |
27cbd7e8 AB |
397 | return dma_request_channel(mask, shdma_chan_filter, (void *)slave_id); |
398 | } | |
e5a233cb | 399 | |
27cbd7e8 AB |
400 | static int sh_mmcif_dma_slave_config(struct sh_mmcif_host *host, |
401 | struct dma_chan *chan, | |
402 | enum dma_transfer_direction direction) | |
403 | { | |
404 | struct resource *res; | |
405 | struct dma_slave_config cfg = { 0, }; | |
e5a233cb LP |
406 | |
407 | res = platform_get_resource(host->pd, IORESOURCE_MEM, 0); | |
e5a233cb | 408 | cfg.direction = direction; |
d25006e7 | 409 | |
e36152aa | 410 | if (direction == DMA_DEV_TO_MEM) { |
d25006e7 | 411 | cfg.src_addr = res->start + MMCIF_CE_DATA; |
e36152aa LP |
412 | cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; |
413 | } else { | |
d25006e7 | 414 | cfg.dst_addr = res->start + MMCIF_CE_DATA; |
e36152aa LP |
415 | cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; |
416 | } | |
d25006e7 | 417 | |
27cbd7e8 | 418 | return dmaengine_slave_config(chan, &cfg); |
e5a233cb LP |
419 | } |
420 | ||
27cbd7e8 | 421 | static void sh_mmcif_request_dma(struct sh_mmcif_host *host) |
e5a233cb | 422 | { |
585c3a5a | 423 | struct device *dev = sh_mmcif_host_to_dev(host); |
f38f94c6 | 424 | host->dma_active = false; |
a782d688 | 425 | |
27cbd7e8 AB |
426 | /* We can only either use DMA for both Tx and Rx or not use it at all */ |
427 | if (IS_ENABLED(CONFIG_SUPERH) && dev->platform_data) { | |
428 | struct sh_mmcif_plat_data *pdata = dev->platform_data; | |
429 | ||
430 | host->chan_tx = sh_mmcif_request_dma_pdata(host, | |
431 | pdata->slave_id_tx); | |
432 | host->chan_rx = sh_mmcif_request_dma_pdata(host, | |
433 | pdata->slave_id_rx); | |
434 | } else { | |
b67b4517 PU |
435 | host->chan_tx = dma_request_chan(dev, "tx"); |
436 | if (IS_ERR(host->chan_tx)) | |
437 | host->chan_tx = NULL; | |
438 | host->chan_rx = dma_request_chan(dev, "rx"); | |
439 | if (IS_ERR(host->chan_rx)) | |
440 | host->chan_rx = NULL; | |
acd6d772 | 441 | } |
27cbd7e8 AB |
442 | dev_dbg(dev, "%s: got channel TX %p RX %p\n", __func__, host->chan_tx, |
443 | host->chan_rx); | |
a782d688 | 444 | |
27cbd7e8 AB |
445 | if (!host->chan_tx || !host->chan_rx || |
446 | sh_mmcif_dma_slave_config(host, host->chan_tx, DMA_MEM_TO_DEV) || | |
447 | sh_mmcif_dma_slave_config(host, host->chan_rx, DMA_DEV_TO_MEM)) | |
448 | goto error; | |
a782d688 | 449 | |
27cbd7e8 AB |
450 | return; |
451 | ||
452 | error: | |
453 | if (host->chan_tx) | |
e5a233cb | 454 | dma_release_channel(host->chan_tx); |
27cbd7e8 AB |
455 | if (host->chan_rx) |
456 | dma_release_channel(host->chan_rx); | |
457 | host->chan_tx = host->chan_rx = NULL; | |
a782d688 GL |
458 | } |
459 | ||
460 | static void sh_mmcif_release_dma(struct sh_mmcif_host *host) | |
461 | { | |
462 | sh_mmcif_bitclr(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAREN | BUF_ACC_DMAWEN); | |
463 | /* Descriptors are freed automatically */ | |
464 | if (host->chan_tx) { | |
465 | struct dma_chan *chan = host->chan_tx; | |
466 | host->chan_tx = NULL; | |
467 | dma_release_channel(chan); | |
468 | } | |
469 | if (host->chan_rx) { | |
470 | struct dma_chan *chan = host->chan_rx; | |
471 | host->chan_rx = NULL; | |
472 | dma_release_channel(chan); | |
473 | } | |
474 | ||
f38f94c6 | 475 | host->dma_active = false; |
a782d688 | 476 | } |
fdc50a94 YG |
477 | |
478 | static void sh_mmcif_clock_control(struct sh_mmcif_host *host, unsigned int clk) | |
479 | { | |
585c3a5a KM |
480 | struct device *dev = sh_mmcif_host_to_dev(host); |
481 | struct sh_mmcif_plat_data *p = dev->platform_data; | |
bf68a812 | 482 | bool sup_pclk = p ? p->sup_pclk : false; |
6aed678b | 483 | unsigned int current_clk = clk_get_rate(host->clk); |
89d49a70 | 484 | unsigned int clkdiv; |
fdc50a94 YG |
485 | |
486 | sh_mmcif_bitclr(host, MMCIF_CE_CLK_CTRL, CLK_ENABLE); | |
487 | sh_mmcif_bitclr(host, MMCIF_CE_CLK_CTRL, CLK_CLEAR); | |
488 | ||
489 | if (!clk) | |
490 | return; | |
fdc50a94 | 491 | |
89d49a70 KM |
492 | if (host->clkdiv_map) { |
493 | unsigned int freq, best_freq, myclk, div, diff_min, diff; | |
494 | int i; | |
495 | ||
496 | clkdiv = 0; | |
497 | diff_min = ~0; | |
498 | best_freq = 0; | |
499 | for (i = 31; i >= 0; i--) { | |
500 | if (!((1 << i) & host->clkdiv_map)) | |
501 | continue; | |
502 | ||
503 | /* | |
504 | * clk = parent_freq / div | |
505 | * -> parent_freq = clk x div | |
506 | */ | |
507 | ||
508 | div = 1 << (i + 1); | |
509 | freq = clk_round_rate(host->clk, clk * div); | |
510 | myclk = freq / div; | |
511 | diff = (myclk > clk) ? myclk - clk : clk - myclk; | |
512 | ||
513 | if (diff <= diff_min) { | |
514 | best_freq = freq; | |
515 | clkdiv = i; | |
516 | diff_min = diff; | |
517 | } | |
518 | } | |
519 | ||
520 | dev_dbg(dev, "clk %u/%u (%u, 0x%x)\n", | |
521 | (best_freq / (1 << (clkdiv + 1))), clk, | |
522 | best_freq, clkdiv); | |
523 | ||
524 | clk_set_rate(host->clk, best_freq); | |
525 | clkdiv = clkdiv << 16; | |
526 | } else if (sup_pclk && clk == current_clk) { | |
527 | clkdiv = CLK_SUP_PCLK; | |
528 | } else { | |
529 | clkdiv = (fls(DIV_ROUND_UP(current_clk, clk) - 1) - 1) << 16; | |
530 | } | |
531 | ||
532 | sh_mmcif_bitset(host, MMCIF_CE_CLK_CTRL, CLK_CLEAR & clkdiv); | |
fdc50a94 YG |
533 | sh_mmcif_bitset(host, MMCIF_CE_CLK_CTRL, CLK_ENABLE); |
534 | } | |
535 | ||
536 | static void sh_mmcif_sync_reset(struct sh_mmcif_host *host) | |
537 | { | |
538 | u32 tmp; | |
539 | ||
487d9fc5 | 540 | tmp = 0x010f0000 & sh_mmcif_readl(host->addr, MMCIF_CE_CLK_CTRL); |
fdc50a94 | 541 | |
487d9fc5 MD |
542 | sh_mmcif_writel(host->addr, MMCIF_CE_VERSION, SOFT_RST_ON); |
543 | sh_mmcif_writel(host->addr, MMCIF_CE_VERSION, SOFT_RST_OFF); | |
967bcb77 GL |
544 | if (host->ccs_enable) |
545 | tmp |= SCCSTO_29; | |
6d6fd367 GL |
546 | if (host->clk_ctrl2_enable) |
547 | sh_mmcif_writel(host->addr, MMCIF_CE_CLK_CTRL2, 0x0F0F0000); | |
fdc50a94 | 548 | sh_mmcif_bitset(host, MMCIF_CE_CLK_CTRL, tmp | |
967bcb77 | 549 | SRSPTO_256 | SRBSYTO_29 | SRWDTO_29); |
fdc50a94 YG |
550 | /* byte swap on */ |
551 | sh_mmcif_bitset(host, MMCIF_CE_BUF_ACC, BUF_ACC_ATYP); | |
552 | } | |
553 | ||
554 | static int sh_mmcif_error_manage(struct sh_mmcif_host *host) | |
555 | { | |
585c3a5a | 556 | struct device *dev = sh_mmcif_host_to_dev(host); |
fdc50a94 | 557 | u32 state1, state2; |
ee4b8887 | 558 | int ret, timeout; |
fdc50a94 | 559 | |
aa0787a9 | 560 | host->sd_error = false; |
fdc50a94 | 561 | |
487d9fc5 MD |
562 | state1 = sh_mmcif_readl(host->addr, MMCIF_CE_HOST_STS1); |
563 | state2 = sh_mmcif_readl(host->addr, MMCIF_CE_HOST_STS2); | |
585c3a5a KM |
564 | dev_dbg(dev, "ERR HOST_STS1 = %08x\n", state1); |
565 | dev_dbg(dev, "ERR HOST_STS2 = %08x\n", state2); | |
fdc50a94 YG |
566 | |
567 | if (state1 & STS1_CMDSEQ) { | |
568 | sh_mmcif_bitset(host, MMCIF_CE_CMD_CTRL, CMD_CTRL_BREAK); | |
569 | sh_mmcif_bitset(host, MMCIF_CE_CMD_CTRL, ~CMD_CTRL_BREAK); | |
52e00b84 | 570 | for (timeout = 10000; timeout; timeout--) { |
487d9fc5 | 571 | if (!(sh_mmcif_readl(host->addr, MMCIF_CE_HOST_STS1) |
ee4b8887 | 572 | & STS1_CMDSEQ)) |
fdc50a94 YG |
573 | break; |
574 | mdelay(1); | |
575 | } | |
ee4b8887 | 576 | if (!timeout) { |
585c3a5a | 577 | dev_err(dev, |
ee4b8887 GL |
578 | "Forced end of command sequence timeout err\n"); |
579 | return -EIO; | |
580 | } | |
fdc50a94 | 581 | sh_mmcif_sync_reset(host); |
585c3a5a | 582 | dev_dbg(dev, "Forced end of command sequence\n"); |
fdc50a94 YG |
583 | return -EIO; |
584 | } | |
585 | ||
586 | if (state2 & STS2_CRC_ERR) { | |
585c3a5a | 587 | dev_err(dev, " CRC error: state %u, wait %u\n", |
e475b270 | 588 | host->state, host->wait_for); |
fdc50a94 YG |
589 | ret = -EIO; |
590 | } else if (state2 & STS2_TIMEOUT_ERR) { | |
585c3a5a | 591 | dev_err(dev, " Timeout: state %u, wait %u\n", |
e475b270 | 592 | host->state, host->wait_for); |
fdc50a94 YG |
593 | ret = -ETIMEDOUT; |
594 | } else { | |
585c3a5a | 595 | dev_dbg(dev, " End/Index error: state %u, wait %u\n", |
e475b270 | 596 | host->state, host->wait_for); |
fdc50a94 YG |
597 | ret = -EIO; |
598 | } | |
599 | return ret; | |
600 | } | |
601 | ||
f985da17 | 602 | static bool sh_mmcif_next_block(struct sh_mmcif_host *host, u32 *p) |
fdc50a94 | 603 | { |
f985da17 GL |
604 | struct mmc_data *data = host->mrq->data; |
605 | ||
606 | host->sg_blkidx += host->blocksize; | |
607 | ||
608 | /* data->sg->length must be a multiple of host->blocksize? */ | |
609 | BUG_ON(host->sg_blkidx > data->sg->length); | |
610 | ||
611 | if (host->sg_blkidx == data->sg->length) { | |
612 | host->sg_blkidx = 0; | |
613 | if (++host->sg_idx < data->sg_len) | |
614 | host->pio_ptr = sg_virt(++data->sg); | |
615 | } else { | |
616 | host->pio_ptr = p; | |
617 | } | |
618 | ||
99eb9d8d | 619 | return host->sg_idx != data->sg_len; |
f985da17 GL |
620 | } |
621 | ||
622 | static void sh_mmcif_single_read(struct sh_mmcif_host *host, | |
623 | struct mmc_request *mrq) | |
624 | { | |
625 | host->blocksize = (sh_mmcif_readl(host->addr, MMCIF_CE_BLOCK_SET) & | |
626 | BLOCK_SIZE_MASK) + 3; | |
627 | ||
628 | host->wait_for = MMCIF_WAIT_FOR_READ; | |
fdc50a94 | 629 | |
fdc50a94 YG |
630 | /* buf read enable */ |
631 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFREN); | |
f985da17 GL |
632 | } |
633 | ||
634 | static bool sh_mmcif_read_block(struct sh_mmcif_host *host) | |
635 | { | |
585c3a5a | 636 | struct device *dev = sh_mmcif_host_to_dev(host); |
f985da17 GL |
637 | struct mmc_data *data = host->mrq->data; |
638 | u32 *p = sg_virt(data->sg); | |
639 | int i; | |
640 | ||
641 | if (host->sd_error) { | |
642 | data->error = sh_mmcif_error_manage(host); | |
585c3a5a | 643 | dev_dbg(dev, "%s(): %d\n", __func__, data->error); |
f985da17 GL |
644 | return false; |
645 | } | |
646 | ||
647 | for (i = 0; i < host->blocksize / 4; i++) | |
487d9fc5 | 648 | *p++ = sh_mmcif_readl(host->addr, MMCIF_CE_DATA); |
fdc50a94 YG |
649 | |
650 | /* buffer read end */ | |
651 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFRE); | |
f985da17 | 652 | host->wait_for = MMCIF_WAIT_FOR_READ_END; |
fdc50a94 | 653 | |
f985da17 | 654 | return true; |
fdc50a94 YG |
655 | } |
656 | ||
f985da17 GL |
657 | static void sh_mmcif_multi_read(struct sh_mmcif_host *host, |
658 | struct mmc_request *mrq) | |
fdc50a94 YG |
659 | { |
660 | struct mmc_data *data = mrq->data; | |
f985da17 GL |
661 | |
662 | if (!data->sg_len || !data->sg->length) | |
663 | return; | |
664 | ||
665 | host->blocksize = sh_mmcif_readl(host->addr, MMCIF_CE_BLOCK_SET) & | |
666 | BLOCK_SIZE_MASK; | |
667 | ||
668 | host->wait_for = MMCIF_WAIT_FOR_MREAD; | |
669 | host->sg_idx = 0; | |
670 | host->sg_blkidx = 0; | |
671 | host->pio_ptr = sg_virt(data->sg); | |
5df460b1 | 672 | |
f985da17 GL |
673 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFREN); |
674 | } | |
675 | ||
676 | static bool sh_mmcif_mread_block(struct sh_mmcif_host *host) | |
677 | { | |
585c3a5a | 678 | struct device *dev = sh_mmcif_host_to_dev(host); |
f985da17 GL |
679 | struct mmc_data *data = host->mrq->data; |
680 | u32 *p = host->pio_ptr; | |
681 | int i; | |
682 | ||
683 | if (host->sd_error) { | |
684 | data->error = sh_mmcif_error_manage(host); | |
585c3a5a | 685 | dev_dbg(dev, "%s(): %d\n", __func__, data->error); |
f985da17 | 686 | return false; |
fdc50a94 | 687 | } |
f985da17 GL |
688 | |
689 | BUG_ON(!data->sg->length); | |
690 | ||
691 | for (i = 0; i < host->blocksize / 4; i++) | |
692 | *p++ = sh_mmcif_readl(host->addr, MMCIF_CE_DATA); | |
693 | ||
694 | if (!sh_mmcif_next_block(host, p)) | |
695 | return false; | |
696 | ||
f985da17 GL |
697 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFREN); |
698 | ||
699 | return true; | |
fdc50a94 YG |
700 | } |
701 | ||
f985da17 | 702 | static void sh_mmcif_single_write(struct sh_mmcif_host *host, |
fdc50a94 YG |
703 | struct mmc_request *mrq) |
704 | { | |
f985da17 GL |
705 | host->blocksize = (sh_mmcif_readl(host->addr, MMCIF_CE_BLOCK_SET) & |
706 | BLOCK_SIZE_MASK) + 3; | |
fdc50a94 | 707 | |
f985da17 | 708 | host->wait_for = MMCIF_WAIT_FOR_WRITE; |
fdc50a94 YG |
709 | |
710 | /* buf write enable */ | |
f985da17 GL |
711 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFWEN); |
712 | } | |
713 | ||
714 | static bool sh_mmcif_write_block(struct sh_mmcif_host *host) | |
715 | { | |
585c3a5a | 716 | struct device *dev = sh_mmcif_host_to_dev(host); |
f985da17 GL |
717 | struct mmc_data *data = host->mrq->data; |
718 | u32 *p = sg_virt(data->sg); | |
719 | int i; | |
720 | ||
721 | if (host->sd_error) { | |
722 | data->error = sh_mmcif_error_manage(host); | |
585c3a5a | 723 | dev_dbg(dev, "%s(): %d\n", __func__, data->error); |
f985da17 GL |
724 | return false; |
725 | } | |
726 | ||
727 | for (i = 0; i < host->blocksize / 4; i++) | |
487d9fc5 | 728 | sh_mmcif_writel(host->addr, MMCIF_CE_DATA, *p++); |
fdc50a94 YG |
729 | |
730 | /* buffer write end */ | |
731 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MDTRANE); | |
f985da17 | 732 | host->wait_for = MMCIF_WAIT_FOR_WRITE_END; |
fdc50a94 | 733 | |
f985da17 | 734 | return true; |
fdc50a94 YG |
735 | } |
736 | ||
f985da17 GL |
737 | static void sh_mmcif_multi_write(struct sh_mmcif_host *host, |
738 | struct mmc_request *mrq) | |
fdc50a94 YG |
739 | { |
740 | struct mmc_data *data = mrq->data; | |
fdc50a94 | 741 | |
f985da17 GL |
742 | if (!data->sg_len || !data->sg->length) |
743 | return; | |
fdc50a94 | 744 | |
f985da17 GL |
745 | host->blocksize = sh_mmcif_readl(host->addr, MMCIF_CE_BLOCK_SET) & |
746 | BLOCK_SIZE_MASK; | |
fdc50a94 | 747 | |
f985da17 GL |
748 | host->wait_for = MMCIF_WAIT_FOR_MWRITE; |
749 | host->sg_idx = 0; | |
750 | host->sg_blkidx = 0; | |
751 | host->pio_ptr = sg_virt(data->sg); | |
5df460b1 | 752 | |
f985da17 GL |
753 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFWEN); |
754 | } | |
fdc50a94 | 755 | |
f985da17 GL |
756 | static bool sh_mmcif_mwrite_block(struct sh_mmcif_host *host) |
757 | { | |
585c3a5a | 758 | struct device *dev = sh_mmcif_host_to_dev(host); |
f985da17 GL |
759 | struct mmc_data *data = host->mrq->data; |
760 | u32 *p = host->pio_ptr; | |
761 | int i; | |
762 | ||
763 | if (host->sd_error) { | |
764 | data->error = sh_mmcif_error_manage(host); | |
585c3a5a | 765 | dev_dbg(dev, "%s(): %d\n", __func__, data->error); |
f985da17 | 766 | return false; |
fdc50a94 | 767 | } |
f985da17 GL |
768 | |
769 | BUG_ON(!data->sg->length); | |
770 | ||
771 | for (i = 0; i < host->blocksize / 4; i++) | |
772 | sh_mmcif_writel(host->addr, MMCIF_CE_DATA, *p++); | |
773 | ||
774 | if (!sh_mmcif_next_block(host, p)) | |
775 | return false; | |
776 | ||
f985da17 GL |
777 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFWEN); |
778 | ||
779 | return true; | |
fdc50a94 YG |
780 | } |
781 | ||
782 | static void sh_mmcif_get_response(struct sh_mmcif_host *host, | |
783 | struct mmc_command *cmd) | |
784 | { | |
785 | if (cmd->flags & MMC_RSP_136) { | |
487d9fc5 MD |
786 | cmd->resp[0] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP3); |
787 | cmd->resp[1] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP2); | |
788 | cmd->resp[2] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP1); | |
789 | cmd->resp[3] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP0); | |
fdc50a94 | 790 | } else |
487d9fc5 | 791 | cmd->resp[0] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP0); |
fdc50a94 YG |
792 | } |
793 | ||
794 | static void sh_mmcif_get_cmd12response(struct sh_mmcif_host *host, | |
795 | struct mmc_command *cmd) | |
796 | { | |
487d9fc5 | 797 | cmd->resp[0] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP_CMD12); |
fdc50a94 YG |
798 | } |
799 | ||
800 | static u32 sh_mmcif_set_cmd(struct sh_mmcif_host *host, | |
69983404 | 801 | struct mmc_request *mrq) |
fdc50a94 | 802 | { |
585c3a5a | 803 | struct device *dev = sh_mmcif_host_to_dev(host); |
69983404 GL |
804 | struct mmc_data *data = mrq->data; |
805 | struct mmc_command *cmd = mrq->cmd; | |
806 | u32 opc = cmd->opcode; | |
fdc50a94 YG |
807 | u32 tmp = 0; |
808 | ||
809 | /* Response Type check */ | |
810 | switch (mmc_resp_type(cmd)) { | |
811 | case MMC_RSP_NONE: | |
812 | tmp |= CMD_SET_RTYP_NO; | |
813 | break; | |
814 | case MMC_RSP_R1: | |
fdc50a94 YG |
815 | case MMC_RSP_R3: |
816 | tmp |= CMD_SET_RTYP_6B; | |
817 | break; | |
5b1c29bc UH |
818 | case MMC_RSP_R1B: |
819 | tmp |= CMD_SET_RBSY | CMD_SET_RTYP_6B; | |
820 | break; | |
fdc50a94 YG |
821 | case MMC_RSP_R2: |
822 | tmp |= CMD_SET_RTYP_17B; | |
823 | break; | |
824 | default: | |
585c3a5a | 825 | dev_err(dev, "Unsupported response type.\n"); |
fdc50a94 YG |
826 | break; |
827 | } | |
5b1c29bc | 828 | |
fdc50a94 | 829 | /* WDAT / DATW */ |
69983404 | 830 | if (data) { |
fdc50a94 YG |
831 | tmp |= CMD_SET_WDAT; |
832 | switch (host->bus_width) { | |
833 | case MMC_BUS_WIDTH_1: | |
834 | tmp |= CMD_SET_DATW_1; | |
835 | break; | |
836 | case MMC_BUS_WIDTH_4: | |
837 | tmp |= CMD_SET_DATW_4; | |
838 | break; | |
839 | case MMC_BUS_WIDTH_8: | |
840 | tmp |= CMD_SET_DATW_8; | |
841 | break; | |
842 | default: | |
585c3a5a | 843 | dev_err(dev, "Unsupported bus width.\n"); |
fdc50a94 YG |
844 | break; |
845 | } | |
555061f9 | 846 | switch (host->timing) { |
4039ff47 | 847 | case MMC_TIMING_MMC_DDR52: |
555061f9 TK |
848 | /* |
849 | * MMC core will only set this timing, if the host | |
4039ff47 SJ |
850 | * advertises the MMC_CAP_1_8V_DDR/MMC_CAP_1_2V_DDR |
851 | * capability. MMCIF implementations with this | |
852 | * capability, e.g. sh73a0, will have to set it | |
853 | * in their platform data. | |
555061f9 TK |
854 | */ |
855 | tmp |= CMD_SET_DARS; | |
856 | break; | |
857 | } | |
fdc50a94 YG |
858 | } |
859 | /* DWEN */ | |
860 | if (opc == MMC_WRITE_BLOCK || opc == MMC_WRITE_MULTIPLE_BLOCK) | |
861 | tmp |= CMD_SET_DWEN; | |
862 | /* CMLTE/CMD12EN */ | |
863 | if (opc == MMC_READ_MULTIPLE_BLOCK || opc == MMC_WRITE_MULTIPLE_BLOCK) { | |
864 | tmp |= CMD_SET_CMLTE | CMD_SET_CMD12EN; | |
865 | sh_mmcif_bitset(host, MMCIF_CE_BLOCK_SET, | |
69983404 | 866 | data->blocks << 16); |
fdc50a94 YG |
867 | } |
868 | /* RIDXC[1:0] check bits */ | |
869 | if (opc == MMC_SEND_OP_COND || opc == MMC_ALL_SEND_CID || | |
870 | opc == MMC_SEND_CSD || opc == MMC_SEND_CID) | |
871 | tmp |= CMD_SET_RIDXC_BITS; | |
872 | /* RCRC7C[1:0] check bits */ | |
873 | if (opc == MMC_SEND_OP_COND) | |
874 | tmp |= CMD_SET_CRC7C_BITS; | |
875 | /* RCRC7C[1:0] internal CRC7 */ | |
876 | if (opc == MMC_ALL_SEND_CID || | |
877 | opc == MMC_SEND_CSD || opc == MMC_SEND_CID) | |
878 | tmp |= CMD_SET_CRC7C_INTERNAL; | |
879 | ||
69983404 | 880 | return (opc << 24) | tmp; |
fdc50a94 YG |
881 | } |
882 | ||
e47bf32a | 883 | static int sh_mmcif_data_trans(struct sh_mmcif_host *host, |
f985da17 | 884 | struct mmc_request *mrq, u32 opc) |
fdc50a94 | 885 | { |
585c3a5a KM |
886 | struct device *dev = sh_mmcif_host_to_dev(host); |
887 | ||
fdc50a94 YG |
888 | switch (opc) { |
889 | case MMC_READ_MULTIPLE_BLOCK: | |
f985da17 GL |
890 | sh_mmcif_multi_read(host, mrq); |
891 | return 0; | |
fdc50a94 | 892 | case MMC_WRITE_MULTIPLE_BLOCK: |
f985da17 GL |
893 | sh_mmcif_multi_write(host, mrq); |
894 | return 0; | |
fdc50a94 | 895 | case MMC_WRITE_BLOCK: |
f985da17 GL |
896 | sh_mmcif_single_write(host, mrq); |
897 | return 0; | |
fdc50a94 YG |
898 | case MMC_READ_SINGLE_BLOCK: |
899 | case MMC_SEND_EXT_CSD: | |
f985da17 GL |
900 | sh_mmcif_single_read(host, mrq); |
901 | return 0; | |
fdc50a94 | 902 | default: |
585c3a5a | 903 | dev_err(dev, "Unsupported CMD%d\n", opc); |
ee4b8887 | 904 | return -EINVAL; |
fdc50a94 | 905 | } |
fdc50a94 YG |
906 | } |
907 | ||
908 | static void sh_mmcif_start_cmd(struct sh_mmcif_host *host, | |
ee4b8887 | 909 | struct mmc_request *mrq) |
fdc50a94 | 910 | { |
ee4b8887 | 911 | struct mmc_command *cmd = mrq->cmd; |
659032dc | 912 | u32 opc; |
5b1c29bc | 913 | u32 mask = 0; |
dbb42d96 | 914 | unsigned long flags; |
fdc50a94 | 915 | |
5b1c29bc | 916 | if (cmd->flags & MMC_RSP_BUSY) |
ee4b8887 | 917 | mask = MASK_START_CMD | MASK_MRBSYE; |
5b1c29bc | 918 | else |
ee4b8887 | 919 | mask = MASK_START_CMD | MASK_MCRSPE; |
fdc50a94 | 920 | |
967bcb77 GL |
921 | if (host->ccs_enable) |
922 | mask |= MASK_MCCSTO; | |
923 | ||
69983404 | 924 | if (mrq->data) { |
487d9fc5 MD |
925 | sh_mmcif_writel(host->addr, MMCIF_CE_BLOCK_SET, 0); |
926 | sh_mmcif_writel(host->addr, MMCIF_CE_BLOCK_SET, | |
927 | mrq->data->blksz); | |
fdc50a94 | 928 | } |
69983404 | 929 | opc = sh_mmcif_set_cmd(host, mrq); |
fdc50a94 | 930 | |
967bcb77 GL |
931 | if (host->ccs_enable) |
932 | sh_mmcif_writel(host->addr, MMCIF_CE_INT, 0xD80430C0); | |
933 | else | |
934 | sh_mmcif_writel(host->addr, MMCIF_CE_INT, 0xD80430C0 | INT_CCS); | |
487d9fc5 | 935 | sh_mmcif_writel(host->addr, MMCIF_CE_INT_MASK, mask); |
fdc50a94 | 936 | /* set arg */ |
487d9fc5 | 937 | sh_mmcif_writel(host->addr, MMCIF_CE_ARG, cmd->arg); |
fdc50a94 | 938 | /* set cmd */ |
dbb42d96 | 939 | spin_lock_irqsave(&host->lock, flags); |
487d9fc5 | 940 | sh_mmcif_writel(host->addr, MMCIF_CE_CMD_SET, opc); |
fdc50a94 | 941 | |
f985da17 GL |
942 | host->wait_for = MMCIF_WAIT_FOR_CMD; |
943 | schedule_delayed_work(&host->timeout_work, host->timeout); | |
dbb42d96 | 944 | spin_unlock_irqrestore(&host->lock, flags); |
fdc50a94 YG |
945 | } |
946 | ||
947 | static void sh_mmcif_stop_cmd(struct sh_mmcif_host *host, | |
ee4b8887 | 948 | struct mmc_request *mrq) |
fdc50a94 | 949 | { |
585c3a5a KM |
950 | struct device *dev = sh_mmcif_host_to_dev(host); |
951 | ||
69983404 GL |
952 | switch (mrq->cmd->opcode) { |
953 | case MMC_READ_MULTIPLE_BLOCK: | |
fdc50a94 | 954 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MCMD12DRE); |
69983404 GL |
955 | break; |
956 | case MMC_WRITE_MULTIPLE_BLOCK: | |
fdc50a94 | 957 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MCMD12RBE); |
69983404 GL |
958 | break; |
959 | default: | |
585c3a5a | 960 | dev_err(dev, "unsupported stop cmd\n"); |
69983404 | 961 | mrq->stop->error = sh_mmcif_error_manage(host); |
fdc50a94 YG |
962 | return; |
963 | } | |
964 | ||
f985da17 | 965 | host->wait_for = MMCIF_WAIT_FOR_STOP; |
fdc50a94 YG |
966 | } |
967 | ||
968 | static void sh_mmcif_request(struct mmc_host *mmc, struct mmc_request *mrq) | |
969 | { | |
970 | struct sh_mmcif_host *host = mmc_priv(mmc); | |
585c3a5a | 971 | struct device *dev = sh_mmcif_host_to_dev(host); |
3b0beafc GL |
972 | unsigned long flags; |
973 | ||
974 | spin_lock_irqsave(&host->lock, flags); | |
975 | if (host->state != STATE_IDLE) { | |
585c3a5a KM |
976 | dev_dbg(dev, "%s() rejected, state %u\n", |
977 | __func__, host->state); | |
3b0beafc GL |
978 | spin_unlock_irqrestore(&host->lock, flags); |
979 | mrq->cmd->error = -EAGAIN; | |
980 | mmc_request_done(mmc, mrq); | |
981 | return; | |
982 | } | |
983 | ||
984 | host->state = STATE_REQUEST; | |
985 | spin_unlock_irqrestore(&host->lock, flags); | |
fdc50a94 | 986 | |
f985da17 | 987 | host->mrq = mrq; |
fdc50a94 | 988 | |
f985da17 | 989 | sh_mmcif_start_cmd(host, mrq); |
fdc50a94 YG |
990 | } |
991 | ||
9bb09a30 | 992 | static void sh_mmcif_clk_setup(struct sh_mmcif_host *host) |
a6609267 | 993 | { |
89d49a70 KM |
994 | struct device *dev = sh_mmcif_host_to_dev(host); |
995 | ||
996 | if (host->mmc->f_max) { | |
997 | unsigned int f_max, f_min = 0, f_min_old; | |
998 | ||
999 | f_max = host->mmc->f_max; | |
1000 | for (f_min_old = f_max; f_min_old > 2;) { | |
1001 | f_min = clk_round_rate(host->clk, f_min_old / 2); | |
1002 | if (f_min == f_min_old) | |
1003 | break; | |
1004 | f_min_old = f_min; | |
1005 | } | |
1006 | ||
1007 | /* | |
1008 | * This driver assumes this SoC is R-Car Gen2 or later | |
1009 | */ | |
1010 | host->clkdiv_map = 0x3ff; | |
1011 | ||
1012 | host->mmc->f_max = f_max / (1 << ffs(host->clkdiv_map)); | |
1013 | host->mmc->f_min = f_min / (1 << fls(host->clkdiv_map)); | |
1014 | } else { | |
1015 | unsigned int clk = clk_get_rate(host->clk); | |
1016 | ||
1017 | host->mmc->f_max = clk / 2; | |
1018 | host->mmc->f_min = clk / 512; | |
1019 | } | |
a6609267 | 1020 | |
89d49a70 KM |
1021 | dev_dbg(dev, "clk max/min = %d/%d\n", |
1022 | host->mmc->f_max, host->mmc->f_min); | |
a6609267 GL |
1023 | } |
1024 | ||
fdc50a94 YG |
1025 | static void sh_mmcif_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) |
1026 | { | |
1027 | struct sh_mmcif_host *host = mmc_priv(mmc); | |
585c3a5a | 1028 | struct device *dev = sh_mmcif_host_to_dev(host); |
3b0beafc GL |
1029 | unsigned long flags; |
1030 | ||
1031 | spin_lock_irqsave(&host->lock, flags); | |
1032 | if (host->state != STATE_IDLE) { | |
585c3a5a KM |
1033 | dev_dbg(dev, "%s() rejected, state %u\n", |
1034 | __func__, host->state); | |
3b0beafc GL |
1035 | spin_unlock_irqrestore(&host->lock, flags); |
1036 | return; | |
1037 | } | |
1038 | ||
1039 | host->state = STATE_IOS; | |
1040 | spin_unlock_irqrestore(&host->lock, flags); | |
fdc50a94 | 1041 | |
4caf653a UH |
1042 | switch (ios->power_mode) { |
1043 | case MMC_POWER_UP: | |
33a31cea UH |
1044 | if (!IS_ERR(mmc->supply.vmmc)) |
1045 | mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, ios->vdd); | |
4caf653a UH |
1046 | if (!host->power) { |
1047 | clk_prepare_enable(host->clk); | |
1048 | pm_runtime_get_sync(dev); | |
1049 | sh_mmcif_sync_reset(host); | |
27cbd7e8 | 1050 | sh_mmcif_request_dma(host); |
4caf653a | 1051 | host->power = true; |
faca6648 | 1052 | } |
4caf653a UH |
1053 | break; |
1054 | case MMC_POWER_OFF: | |
33a31cea UH |
1055 | if (!IS_ERR(mmc->supply.vmmc)) |
1056 | mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, 0); | |
c9b0cef2 | 1057 | if (host->power) { |
4caf653a UH |
1058 | sh_mmcif_clock_control(host, 0); |
1059 | sh_mmcif_release_dma(host); | |
1060 | pm_runtime_put(dev); | |
6aed678b | 1061 | clk_disable_unprepare(host->clk); |
c9b0cef2 | 1062 | host->power = false; |
c9b0cef2 | 1063 | } |
4caf653a UH |
1064 | break; |
1065 | case MMC_POWER_ON: | |
fdc50a94 | 1066 | sh_mmcif_clock_control(host, ios->clock); |
4caf653a | 1067 | break; |
c9b0cef2 | 1068 | } |
fdc50a94 | 1069 | |
555061f9 | 1070 | host->timing = ios->timing; |
fdc50a94 | 1071 | host->bus_width = ios->bus_width; |
3b0beafc | 1072 | host->state = STATE_IDLE; |
fdc50a94 YG |
1073 | } |
1074 | ||
1586cbb3 | 1075 | static const struct mmc_host_ops sh_mmcif_ops = { |
fdc50a94 YG |
1076 | .request = sh_mmcif_request, |
1077 | .set_ios = sh_mmcif_set_ios, | |
5957eeba | 1078 | .get_cd = mmc_gpio_get_cd, |
fdc50a94 YG |
1079 | }; |
1080 | ||
f985da17 GL |
1081 | static bool sh_mmcif_end_cmd(struct sh_mmcif_host *host) |
1082 | { | |
1083 | struct mmc_command *cmd = host->mrq->cmd; | |
69983404 | 1084 | struct mmc_data *data = host->mrq->data; |
585c3a5a | 1085 | struct device *dev = sh_mmcif_host_to_dev(host); |
f985da17 GL |
1086 | long time; |
1087 | ||
1088 | if (host->sd_error) { | |
1089 | switch (cmd->opcode) { | |
1090 | case MMC_ALL_SEND_CID: | |
1091 | case MMC_SELECT_CARD: | |
1092 | case MMC_APP_CMD: | |
1093 | cmd->error = -ETIMEDOUT; | |
f985da17 GL |
1094 | break; |
1095 | default: | |
1096 | cmd->error = sh_mmcif_error_manage(host); | |
f985da17 GL |
1097 | break; |
1098 | } | |
585c3a5a | 1099 | dev_dbg(dev, "CMD%d error %d\n", |
e475b270 | 1100 | cmd->opcode, cmd->error); |
aba9d646 | 1101 | host->sd_error = false; |
f985da17 GL |
1102 | return false; |
1103 | } | |
1104 | if (!(cmd->flags & MMC_RSP_PRESENT)) { | |
1105 | cmd->error = 0; | |
1106 | return false; | |
1107 | } | |
1108 | ||
1109 | sh_mmcif_get_response(host, cmd); | |
1110 | ||
69983404 | 1111 | if (!data) |
f985da17 GL |
1112 | return false; |
1113 | ||
90f1cb43 GL |
1114 | /* |
1115 | * Completion can be signalled from DMA callback and error, so, have to | |
1116 | * reset here, before setting .dma_active | |
1117 | */ | |
1118 | init_completion(&host->dma_complete); | |
1119 | ||
69983404 | 1120 | if (data->flags & MMC_DATA_READ) { |
f985da17 GL |
1121 | if (host->chan_rx) |
1122 | sh_mmcif_start_dma_rx(host); | |
1123 | } else { | |
1124 | if (host->chan_tx) | |
1125 | sh_mmcif_start_dma_tx(host); | |
1126 | } | |
1127 | ||
1128 | if (!host->dma_active) { | |
69983404 | 1129 | data->error = sh_mmcif_data_trans(host, host->mrq, cmd->opcode); |
99eb9d8d | 1130 | return !data->error; |
f985da17 GL |
1131 | } |
1132 | ||
1133 | /* Running in the IRQ thread, can sleep */ | |
1134 | time = wait_for_completion_interruptible_timeout(&host->dma_complete, | |
1135 | host->timeout); | |
eae30983 TK |
1136 | |
1137 | if (data->flags & MMC_DATA_READ) | |
1138 | dma_unmap_sg(host->chan_rx->device->dev, | |
1139 | data->sg, data->sg_len, | |
1140 | DMA_FROM_DEVICE); | |
1141 | else | |
1142 | dma_unmap_sg(host->chan_tx->device->dev, | |
1143 | data->sg, data->sg_len, | |
1144 | DMA_TO_DEVICE); | |
1145 | ||
f985da17 GL |
1146 | if (host->sd_error) { |
1147 | dev_err(host->mmc->parent, | |
1148 | "Error IRQ while waiting for DMA completion!\n"); | |
1149 | /* Woken up by an error IRQ: abort DMA */ | |
69983404 | 1150 | data->error = sh_mmcif_error_manage(host); |
f985da17 | 1151 | } else if (!time) { |
e475b270 | 1152 | dev_err(host->mmc->parent, "DMA timeout!\n"); |
69983404 | 1153 | data->error = -ETIMEDOUT; |
f985da17 | 1154 | } else if (time < 0) { |
e475b270 TK |
1155 | dev_err(host->mmc->parent, |
1156 | "wait_for_completion_...() error %ld!\n", time); | |
69983404 | 1157 | data->error = time; |
f985da17 GL |
1158 | } |
1159 | sh_mmcif_bitclr(host, MMCIF_CE_BUF_ACC, | |
1160 | BUF_ACC_DMAREN | BUF_ACC_DMAWEN); | |
1161 | host->dma_active = false; | |
1162 | ||
eae30983 | 1163 | if (data->error) { |
69983404 | 1164 | data->bytes_xfered = 0; |
eae30983 TK |
1165 | /* Abort DMA */ |
1166 | if (data->flags & MMC_DATA_READ) | |
492200f2 | 1167 | dmaengine_terminate_sync(host->chan_rx); |
eae30983 | 1168 | else |
492200f2 | 1169 | dmaengine_terminate_sync(host->chan_tx); |
eae30983 | 1170 | } |
f985da17 GL |
1171 | |
1172 | return false; | |
1173 | } | |
1174 | ||
1175 | static irqreturn_t sh_mmcif_irqt(int irq, void *dev_id) | |
1176 | { | |
1177 | struct sh_mmcif_host *host = dev_id; | |
8047310e | 1178 | struct mmc_request *mrq; |
585c3a5a | 1179 | struct device *dev = sh_mmcif_host_to_dev(host); |
5df460b1 | 1180 | bool wait = false; |
dbb42d96 KT |
1181 | unsigned long flags; |
1182 | int wait_work; | |
1183 | ||
1184 | spin_lock_irqsave(&host->lock, flags); | |
1185 | wait_work = host->wait_for; | |
1186 | spin_unlock_irqrestore(&host->lock, flags); | |
f985da17 GL |
1187 | |
1188 | cancel_delayed_work_sync(&host->timeout_work); | |
1189 | ||
8047310e GL |
1190 | mutex_lock(&host->thread_lock); |
1191 | ||
1192 | mrq = host->mrq; | |
1193 | if (!mrq) { | |
585c3a5a | 1194 | dev_dbg(dev, "IRQ thread state %u, wait %u: NULL mrq!\n", |
8047310e GL |
1195 | host->state, host->wait_for); |
1196 | mutex_unlock(&host->thread_lock); | |
1197 | return IRQ_HANDLED; | |
1198 | } | |
1199 | ||
f985da17 GL |
1200 | /* |
1201 | * All handlers return true, if processing continues, and false, if the | |
1202 | * request has to be completed - successfully or not | |
1203 | */ | |
dbb42d96 | 1204 | switch (wait_work) { |
f985da17 GL |
1205 | case MMCIF_WAIT_FOR_REQUEST: |
1206 | /* We're too late, the timeout has already kicked in */ | |
8047310e | 1207 | mutex_unlock(&host->thread_lock); |
f985da17 GL |
1208 | return IRQ_HANDLED; |
1209 | case MMCIF_WAIT_FOR_CMD: | |
5df460b1 GL |
1210 | /* Wait for data? */ |
1211 | wait = sh_mmcif_end_cmd(host); | |
f985da17 GL |
1212 | break; |
1213 | case MMCIF_WAIT_FOR_MREAD: | |
5df460b1 GL |
1214 | /* Wait for more data? */ |
1215 | wait = sh_mmcif_mread_block(host); | |
f985da17 GL |
1216 | break; |
1217 | case MMCIF_WAIT_FOR_READ: | |
5df460b1 GL |
1218 | /* Wait for data end? */ |
1219 | wait = sh_mmcif_read_block(host); | |
f985da17 GL |
1220 | break; |
1221 | case MMCIF_WAIT_FOR_MWRITE: | |
5df460b1 GL |
1222 | /* Wait data to write? */ |
1223 | wait = sh_mmcif_mwrite_block(host); | |
f985da17 GL |
1224 | break; |
1225 | case MMCIF_WAIT_FOR_WRITE: | |
5df460b1 GL |
1226 | /* Wait for data end? */ |
1227 | wait = sh_mmcif_write_block(host); | |
f985da17 GL |
1228 | break; |
1229 | case MMCIF_WAIT_FOR_STOP: | |
1230 | if (host->sd_error) { | |
1231 | mrq->stop->error = sh_mmcif_error_manage(host); | |
585c3a5a | 1232 | dev_dbg(dev, "%s(): %d\n", __func__, mrq->stop->error); |
f985da17 GL |
1233 | break; |
1234 | } | |
1235 | sh_mmcif_get_cmd12response(host, mrq->stop); | |
1236 | mrq->stop->error = 0; | |
1237 | break; | |
1238 | case MMCIF_WAIT_FOR_READ_END: | |
1239 | case MMCIF_WAIT_FOR_WRITE_END: | |
e475b270 | 1240 | if (host->sd_error) { |
91ab252a | 1241 | mrq->data->error = sh_mmcif_error_manage(host); |
585c3a5a | 1242 | dev_dbg(dev, "%s(): %d\n", __func__, mrq->data->error); |
e475b270 | 1243 | } |
f985da17 GL |
1244 | break; |
1245 | default: | |
1246 | BUG(); | |
1247 | } | |
1248 | ||
5df460b1 GL |
1249 | if (wait) { |
1250 | schedule_delayed_work(&host->timeout_work, host->timeout); | |
1251 | /* Wait for more data */ | |
8047310e | 1252 | mutex_unlock(&host->thread_lock); |
5df460b1 GL |
1253 | return IRQ_HANDLED; |
1254 | } | |
1255 | ||
f985da17 | 1256 | if (host->wait_for != MMCIF_WAIT_FOR_STOP) { |
91ab252a | 1257 | struct mmc_data *data = mrq->data; |
69983404 GL |
1258 | if (!mrq->cmd->error && data && !data->error) |
1259 | data->bytes_xfered = | |
1260 | data->blocks * data->blksz; | |
f985da17 | 1261 | |
69983404 | 1262 | if (mrq->stop && !mrq->cmd->error && (!data || !data->error)) { |
f985da17 | 1263 | sh_mmcif_stop_cmd(host, mrq); |
5df460b1 GL |
1264 | if (!mrq->stop->error) { |
1265 | schedule_delayed_work(&host->timeout_work, host->timeout); | |
8047310e | 1266 | mutex_unlock(&host->thread_lock); |
f985da17 | 1267 | return IRQ_HANDLED; |
5df460b1 | 1268 | } |
f985da17 GL |
1269 | } |
1270 | } | |
1271 | ||
1272 | host->wait_for = MMCIF_WAIT_FOR_REQUEST; | |
1273 | host->state = STATE_IDLE; | |
69983404 | 1274 | host->mrq = NULL; |
f985da17 GL |
1275 | mmc_request_done(host->mmc, mrq); |
1276 | ||
8047310e GL |
1277 | mutex_unlock(&host->thread_lock); |
1278 | ||
f985da17 GL |
1279 | return IRQ_HANDLED; |
1280 | } | |
1281 | ||
fdc50a94 YG |
1282 | static irqreturn_t sh_mmcif_intr(int irq, void *dev_id) |
1283 | { | |
1284 | struct sh_mmcif_host *host = dev_id; | |
585c3a5a | 1285 | struct device *dev = sh_mmcif_host_to_dev(host); |
967bcb77 | 1286 | u32 state, mask; |
fdc50a94 | 1287 | |
487d9fc5 | 1288 | state = sh_mmcif_readl(host->addr, MMCIF_CE_INT); |
967bcb77 GL |
1289 | mask = sh_mmcif_readl(host->addr, MMCIF_CE_INT_MASK); |
1290 | if (host->ccs_enable) | |
1291 | sh_mmcif_writel(host->addr, MMCIF_CE_INT, ~(state & mask)); | |
1292 | else | |
1293 | sh_mmcif_writel(host->addr, MMCIF_CE_INT, INT_CCS | ~(state & mask)); | |
8af50750 | 1294 | sh_mmcif_bitclr(host, MMCIF_CE_INT_MASK, state & MASK_CLEAN); |
fdc50a94 | 1295 | |
8af50750 | 1296 | if (state & ~MASK_CLEAN) |
585c3a5a | 1297 | dev_dbg(dev, "IRQ state = 0x%08x incompletely cleared\n", |
8af50750 GL |
1298 | state); |
1299 | ||
1300 | if (state & INT_ERR_STS || state & ~INT_ALL) { | |
aa0787a9 | 1301 | host->sd_error = true; |
585c3a5a | 1302 | dev_dbg(dev, "int err state = 0x%08x\n", state); |
fdc50a94 | 1303 | } |
f985da17 | 1304 | if (state & ~(INT_CMD12RBE | INT_CMD12CRE)) { |
8af50750 | 1305 | if (!host->mrq) |
585c3a5a | 1306 | dev_dbg(dev, "NULL IRQ state = 0x%08x\n", state); |
f985da17 GL |
1307 | if (!host->dma_active) |
1308 | return IRQ_WAKE_THREAD; | |
1309 | else if (host->sd_error) | |
1b1a694d | 1310 | sh_mmcif_dma_complete(host); |
f985da17 | 1311 | } else { |
585c3a5a | 1312 | dev_dbg(dev, "Unexpected IRQ 0x%x\n", state); |
f985da17 | 1313 | } |
fdc50a94 YG |
1314 | |
1315 | return IRQ_HANDLED; | |
1316 | } | |
1317 | ||
1b1a694d | 1318 | static void sh_mmcif_timeout_work(struct work_struct *work) |
f985da17 | 1319 | { |
1046a811 | 1320 | struct delayed_work *d = to_delayed_work(work); |
f985da17 GL |
1321 | struct sh_mmcif_host *host = container_of(d, struct sh_mmcif_host, timeout_work); |
1322 | struct mmc_request *mrq = host->mrq; | |
585c3a5a | 1323 | struct device *dev = sh_mmcif_host_to_dev(host); |
8047310e | 1324 | unsigned long flags; |
f985da17 GL |
1325 | |
1326 | if (host->dying) | |
1327 | /* Don't run after mmc_remove_host() */ | |
1328 | return; | |
1329 | ||
8047310e GL |
1330 | spin_lock_irqsave(&host->lock, flags); |
1331 | if (host->state == STATE_IDLE) { | |
1332 | spin_unlock_irqrestore(&host->lock, flags); | |
1333 | return; | |
1334 | } | |
1335 | ||
585c3a5a | 1336 | dev_err(dev, "Timeout waiting for %u on CMD%u\n", |
4cbd5224 KT |
1337 | host->wait_for, mrq->cmd->opcode); |
1338 | ||
8047310e GL |
1339 | host->state = STATE_TIMEOUT; |
1340 | spin_unlock_irqrestore(&host->lock, flags); | |
1341 | ||
f985da17 GL |
1342 | /* |
1343 | * Handle races with cancel_delayed_work(), unless | |
1344 | * cancel_delayed_work_sync() is used | |
1345 | */ | |
1346 | switch (host->wait_for) { | |
1347 | case MMCIF_WAIT_FOR_CMD: | |
1348 | mrq->cmd->error = sh_mmcif_error_manage(host); | |
1349 | break; | |
1350 | case MMCIF_WAIT_FOR_STOP: | |
1351 | mrq->stop->error = sh_mmcif_error_manage(host); | |
1352 | break; | |
1353 | case MMCIF_WAIT_FOR_MREAD: | |
1354 | case MMCIF_WAIT_FOR_MWRITE: | |
1355 | case MMCIF_WAIT_FOR_READ: | |
1356 | case MMCIF_WAIT_FOR_WRITE: | |
1357 | case MMCIF_WAIT_FOR_READ_END: | |
1358 | case MMCIF_WAIT_FOR_WRITE_END: | |
69983404 | 1359 | mrq->data->error = sh_mmcif_error_manage(host); |
f985da17 GL |
1360 | break; |
1361 | default: | |
1362 | BUG(); | |
1363 | } | |
1364 | ||
1365 | host->state = STATE_IDLE; | |
1366 | host->wait_for = MMCIF_WAIT_FOR_REQUEST; | |
f985da17 GL |
1367 | host->mrq = NULL; |
1368 | mmc_request_done(host->mmc, mrq); | |
1369 | } | |
1370 | ||
7d17baa0 GL |
1371 | static void sh_mmcif_init_ocr(struct sh_mmcif_host *host) |
1372 | { | |
585c3a5a KM |
1373 | struct device *dev = sh_mmcif_host_to_dev(host); |
1374 | struct sh_mmcif_plat_data *pd = dev->platform_data; | |
7d17baa0 GL |
1375 | struct mmc_host *mmc = host->mmc; |
1376 | ||
1377 | mmc_regulator_get_supply(mmc); | |
1378 | ||
bf68a812 GL |
1379 | if (!pd) |
1380 | return; | |
1381 | ||
7d17baa0 GL |
1382 | if (!mmc->ocr_avail) |
1383 | mmc->ocr_avail = pd->ocr; | |
1384 | else if (pd->ocr) | |
1385 | dev_warn(mmc_dev(mmc), "Platform OCR mask is ignored\n"); | |
1386 | } | |
1387 | ||
c3be1efd | 1388 | static int sh_mmcif_probe(struct platform_device *pdev) |
fdc50a94 YG |
1389 | { |
1390 | int ret = 0, irq[2]; | |
1391 | struct mmc_host *mmc; | |
e47bf32a | 1392 | struct sh_mmcif_host *host; |
60985c39 KM |
1393 | struct device *dev = &pdev->dev; |
1394 | struct sh_mmcif_plat_data *pd = dev->platform_data; | |
fdc50a94 | 1395 | void __iomem *reg; |
2cd5b3e0 | 1396 | const char *name; |
fdc50a94 YG |
1397 | |
1398 | irq[0] = platform_get_irq(pdev, 0); | |
faf97b84 GU |
1399 | irq[1] = platform_get_irq_optional(pdev, 1); |
1400 | if (irq[0] < 0) | |
fdc50a94 | 1401 | return -ENXIO; |
18f55fcc | 1402 | |
34ac4509 | 1403 | reg = devm_platform_ioremap_resource(pdev, 0); |
18f55fcc BD |
1404 | if (IS_ERR(reg)) |
1405 | return PTR_ERR(reg); | |
e1aae2eb | 1406 | |
60985c39 | 1407 | mmc = mmc_alloc_host(sizeof(struct sh_mmcif_host), dev); |
18f55fcc BD |
1408 | if (!mmc) |
1409 | return -ENOMEM; | |
2c9054dc SB |
1410 | |
1411 | ret = mmc_of_parse(mmc); | |
1412 | if (ret < 0) | |
46991005 | 1413 | goto err_host; |
2c9054dc | 1414 | |
fdc50a94 YG |
1415 | host = mmc_priv(mmc); |
1416 | host->mmc = mmc; | |
1417 | host->addr = reg; | |
bad4371d | 1418 | host->timeout = msecs_to_jiffies(10000); |
8020f711 | 1419 | host->ccs_enable = true; |
dba4bb48 | 1420 | host->clk_ctrl2_enable = false; |
fdc50a94 | 1421 | |
fdc50a94 YG |
1422 | host->pd = pdev; |
1423 | ||
3b0beafc | 1424 | spin_lock_init(&host->lock); |
fdc50a94 YG |
1425 | |
1426 | mmc->ops = &sh_mmcif_ops; | |
7d17baa0 GL |
1427 | sh_mmcif_init_ocr(host); |
1428 | ||
eca889f6 | 1429 | mmc->caps |= MMC_CAP_MMC_HIGHSPEED | MMC_CAP_WAIT_WHILE_BUSY; |
dab3a28b | 1430 | mmc->caps2 |= MMC_CAP2_NO_SD | MMC_CAP2_NO_SDIO; |
549646a9 | 1431 | mmc->max_busy_timeout = 10000; |
dab3a28b | 1432 | |
bf68a812 | 1433 | if (pd && pd->caps) |
fdc50a94 | 1434 | mmc->caps |= pd->caps; |
a782d688 | 1435 | mmc->max_segs = 32; |
fdc50a94 | 1436 | mmc->max_blk_size = 512; |
09cbfeaf | 1437 | mmc->max_req_size = PAGE_SIZE * mmc->max_segs; |
a782d688 | 1438 | mmc->max_blk_count = mmc->max_req_size / mmc->max_blk_size; |
fdc50a94 YG |
1439 | mmc->max_seg_size = mmc->max_req_size; |
1440 | ||
fdc50a94 | 1441 | platform_set_drvdata(pdev, host); |
a782d688 | 1442 | |
6aed678b KM |
1443 | host->clk = devm_clk_get(dev, NULL); |
1444 | if (IS_ERR(host->clk)) { | |
1445 | ret = PTR_ERR(host->clk); | |
60985c39 | 1446 | dev_err(dev, "cannot get clock: %d\n", ret); |
88ac2a2c | 1447 | goto err_host; |
b289174f | 1448 | } |
9bb09a30 KM |
1449 | |
1450 | ret = clk_prepare_enable(host->clk); | |
a6609267 | 1451 | if (ret < 0) |
88ac2a2c | 1452 | goto err_host; |
b289174f | 1453 | |
9bb09a30 KM |
1454 | sh_mmcif_clk_setup(host); |
1455 | ||
88ac2a2c UH |
1456 | pm_runtime_enable(dev); |
1457 | host->power = false; | |
1458 | ||
1459 | ret = pm_runtime_get_sync(dev); | |
faca6648 | 1460 | if (ret < 0) |
46991005 | 1461 | goto err_clk; |
a782d688 | 1462 | |
1b1a694d | 1463 | INIT_DELAYED_WORK(&host->timeout_work, sh_mmcif_timeout_work); |
fdc50a94 | 1464 | |
b289174f | 1465 | sh_mmcif_sync_reset(host); |
3b0beafc GL |
1466 | sh_mmcif_writel(host->addr, MMCIF_CE_INT_MASK, MASK_ALL); |
1467 | ||
60985c39 KM |
1468 | name = irq[1] < 0 ? dev_name(dev) : "sh_mmc:error"; |
1469 | ret = devm_request_threaded_irq(dev, irq[0], sh_mmcif_intr, | |
6f4789e6 | 1470 | sh_mmcif_irqt, 0, name, host); |
fdc50a94 | 1471 | if (ret) { |
60985c39 | 1472 | dev_err(dev, "request_irq error (%s)\n", name); |
11a80852 | 1473 | goto err_clk; |
fdc50a94 | 1474 | } |
2cd5b3e0 | 1475 | if (irq[1] >= 0) { |
60985c39 | 1476 | ret = devm_request_threaded_irq(dev, irq[1], |
6f4789e6 BD |
1477 | sh_mmcif_intr, sh_mmcif_irqt, |
1478 | 0, "sh_mmc:int", host); | |
2cd5b3e0 | 1479 | if (ret) { |
60985c39 | 1480 | dev_err(dev, "request_irq error (sh_mmc:int)\n"); |
11a80852 | 1481 | goto err_clk; |
2cd5b3e0 | 1482 | } |
fdc50a94 YG |
1483 | } |
1484 | ||
8047310e GL |
1485 | mutex_init(&host->thread_lock); |
1486 | ||
5ba85d95 GL |
1487 | ret = mmc_add_host(mmc); |
1488 | if (ret < 0) | |
7f67f3a2 | 1489 | goto err_clk; |
fdc50a94 | 1490 | |
60985c39 | 1491 | dev_pm_qos_expose_latency_limit(dev, 100); |
efe6a8ad | 1492 | |
60985c39 | 1493 | dev_info(dev, "Chip version 0x%04x, clock rate %luMHz\n", |
ce7eb688 | 1494 | sh_mmcif_readl(host->addr, MMCIF_CE_VERSION) & 0xffff, |
6aed678b | 1495 | clk_get_rate(host->clk) / 1000000UL); |
ce7eb688 | 1496 | |
88ac2a2c | 1497 | pm_runtime_put(dev); |
6aed678b | 1498 | clk_disable_unprepare(host->clk); |
fdc50a94 YG |
1499 | return ret; |
1500 | ||
46991005 | 1501 | err_clk: |
6aed678b | 1502 | clk_disable_unprepare(host->clk); |
88ac2a2c | 1503 | pm_runtime_put_sync(dev); |
60985c39 | 1504 | pm_runtime_disable(dev); |
46991005 | 1505 | err_host: |
fdc50a94 | 1506 | mmc_free_host(mmc); |
fdc50a94 YG |
1507 | return ret; |
1508 | } | |
1509 | ||
6e0ee714 | 1510 | static int sh_mmcif_remove(struct platform_device *pdev) |
fdc50a94 YG |
1511 | { |
1512 | struct sh_mmcif_host *host = platform_get_drvdata(pdev); | |
fdc50a94 | 1513 | |
f985da17 | 1514 | host->dying = true; |
6aed678b | 1515 | clk_prepare_enable(host->clk); |
faca6648 | 1516 | pm_runtime_get_sync(&pdev->dev); |
fdc50a94 | 1517 | |
efe6a8ad RW |
1518 | dev_pm_qos_hide_latency_limit(&pdev->dev); |
1519 | ||
faca6648 | 1520 | mmc_remove_host(host->mmc); |
3b0beafc GL |
1521 | sh_mmcif_writel(host->addr, MMCIF_CE_INT_MASK, MASK_ALL); |
1522 | ||
f985da17 GL |
1523 | /* |
1524 | * FIXME: cancel_delayed_work(_sync)() and free_irq() race with the | |
1525 | * mmc_remove_host() call above. But swapping order doesn't help either | |
1526 | * (a query on the linux-mmc mailing list didn't bring any replies). | |
1527 | */ | |
1528 | cancel_delayed_work_sync(&host->timeout_work); | |
1529 | ||
6aed678b | 1530 | clk_disable_unprepare(host->clk); |
fdc50a94 | 1531 | mmc_free_host(host->mmc); |
faca6648 GL |
1532 | pm_runtime_put_sync(&pdev->dev); |
1533 | pm_runtime_disable(&pdev->dev); | |
fdc50a94 YG |
1534 | |
1535 | return 0; | |
1536 | } | |
1537 | ||
51129f31 | 1538 | #ifdef CONFIG_PM_SLEEP |
faca6648 GL |
1539 | static int sh_mmcif_suspend(struct device *dev) |
1540 | { | |
b289174f | 1541 | struct sh_mmcif_host *host = dev_get_drvdata(dev); |
faca6648 | 1542 | |
5afc30fc | 1543 | pm_runtime_get_sync(dev); |
cb3ca1ae | 1544 | sh_mmcif_writel(host->addr, MMCIF_CE_INT_MASK, MASK_ALL); |
5afc30fc | 1545 | pm_runtime_put(dev); |
faca6648 | 1546 | |
cb3ca1ae | 1547 | return 0; |
faca6648 GL |
1548 | } |
1549 | ||
1550 | static int sh_mmcif_resume(struct device *dev) | |
1551 | { | |
cb3ca1ae | 1552 | return 0; |
faca6648 | 1553 | } |
51129f31 | 1554 | #endif |
faca6648 GL |
1555 | |
1556 | static const struct dev_pm_ops sh_mmcif_dev_pm_ops = { | |
51129f31 | 1557 | SET_SYSTEM_SLEEP_PM_OPS(sh_mmcif_suspend, sh_mmcif_resume) |
faca6648 GL |
1558 | }; |
1559 | ||
fdc50a94 YG |
1560 | static struct platform_driver sh_mmcif_driver = { |
1561 | .probe = sh_mmcif_probe, | |
1562 | .remove = sh_mmcif_remove, | |
1563 | .driver = { | |
1564 | .name = DRIVER_NAME, | |
21b2cec6 | 1565 | .probe_type = PROBE_PREFER_ASYNCHRONOUS, |
faca6648 | 1566 | .pm = &sh_mmcif_dev_pm_ops, |
1b1a694d | 1567 | .of_match_table = sh_mmcif_of_match, |
fdc50a94 YG |
1568 | }, |
1569 | }; | |
1570 | ||
d1f81a64 | 1571 | module_platform_driver(sh_mmcif_driver); |
fdc50a94 YG |
1572 | |
1573 | MODULE_DESCRIPTION("SuperH on-chip MMC/eMMC interface driver"); | |
f707079d | 1574 | MODULE_LICENSE("GPL v2"); |
aa0787a9 | 1575 | MODULE_ALIAS("platform:" DRIVER_NAME); |
fdc50a94 | 1576 | MODULE_AUTHOR("Yusuke Goda <yusuke.goda.sx@renesas.com>"); |