Commit | Line | Data |
---|---|---|
515033f9 AV |
1 | /* |
2 | * Copyright 2010 MontaVista Software, LLC. | |
3 | * | |
4 | * Author: Anton Vorontsov <avorontsov@ru.mvista.com> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | ||
11 | #ifndef _DRIVERS_MMC_SDHCI_PLTFM_H | |
12 | #define _DRIVERS_MMC_SDHCI_PLTFM_H | |
13 | ||
4b711cb1 | 14 | #include <linux/clk.h> |
85d6509d | 15 | #include <linux/platform_device.h> |
f0de8369 | 16 | #include "sdhci.h" |
20b1597b | 17 | |
94cc6a86 | 18 | struct sdhci_pltfm_data { |
ad1df8c2 | 19 | const struct sdhci_ops *ops; |
94cc6a86 | 20 | unsigned int quirks; |
ad82ab65 | 21 | unsigned int quirks2; |
94cc6a86 SG |
22 | }; |
23 | ||
4b711cb1 WS |
24 | struct sdhci_pltfm_host { |
25 | struct clk *clk; | |
e307148f SG |
26 | |
27 | /* migrate from sdhci_of_host */ | |
28 | unsigned int clock; | |
29 | u16 xfer_mode_shadow; | |
0e748234 CD |
30 | |
31 | unsigned long private[0] ____cacheline_aligned; | |
4b711cb1 WS |
32 | }; |
33 | ||
38576af1 | 34 | #ifdef CONFIG_MMC_SDHCI_BIG_ENDIAN_32BIT_BYTE_SWAPPER |
f0de8369 SG |
35 | /* |
36 | * These accessors are designed for big endian hosts doing I/O to | |
37 | * little endian controllers incorporating a 32-bit hardware byte swapper. | |
38 | */ | |
39 | static inline u32 sdhci_be32bs_readl(struct sdhci_host *host, int reg) | |
40 | { | |
41 | return in_be32(host->ioaddr + reg); | |
42 | } | |
43 | ||
44 | static inline u16 sdhci_be32bs_readw(struct sdhci_host *host, int reg) | |
45 | { | |
46 | return in_be16(host->ioaddr + (reg ^ 0x2)); | |
47 | } | |
48 | ||
49 | static inline u8 sdhci_be32bs_readb(struct sdhci_host *host, int reg) | |
50 | { | |
51 | return in_8(host->ioaddr + (reg ^ 0x3)); | |
52 | } | |
53 | ||
54 | static inline void sdhci_be32bs_writel(struct sdhci_host *host, | |
55 | u32 val, int reg) | |
56 | { | |
57 | out_be32(host->ioaddr + reg, val); | |
58 | } | |
59 | ||
60 | static inline void sdhci_be32bs_writew(struct sdhci_host *host, | |
61 | u16 val, int reg) | |
62 | { | |
63 | struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host); | |
64 | int base = reg & ~0x3; | |
65 | int shift = (reg & 0x2) * 8; | |
66 | ||
67 | switch (reg) { | |
68 | case SDHCI_TRANSFER_MODE: | |
69 | /* | |
70 | * Postpone this write, we must do it together with a | |
71 | * command write that is down below. | |
72 | */ | |
73 | pltfm_host->xfer_mode_shadow = val; | |
74 | return; | |
75 | case SDHCI_COMMAND: | |
76 | sdhci_be32bs_writel(host, | |
77 | val << 16 | pltfm_host->xfer_mode_shadow, | |
78 | SDHCI_TRANSFER_MODE); | |
79 | return; | |
80 | } | |
81 | clrsetbits_be32(host->ioaddr + base, 0xffff << shift, val << shift); | |
82 | } | |
83 | ||
84 | static inline void sdhci_be32bs_writeb(struct sdhci_host *host, u8 val, int reg) | |
85 | { | |
86 | int base = reg & ~0x3; | |
87 | int shift = (reg & 0x3) * 8; | |
88 | ||
89 | clrsetbits_be32(host->ioaddr + base , 0xff << shift, val << shift); | |
90 | } | |
91 | #endif /* CONFIG_MMC_SDHCI_BIG_ENDIAN_32BIT_BYTE_SWAPPER */ | |
38576af1 SG |
92 | |
93 | extern void sdhci_get_of_property(struct platform_device *pdev); | |
94 | ||
85d6509d | 95 | extern struct sdhci_host *sdhci_pltfm_init(struct platform_device *pdev, |
0e748234 CD |
96 | const struct sdhci_pltfm_data *pdata, |
97 | size_t priv_size); | |
85d6509d SG |
98 | extern void sdhci_pltfm_free(struct platform_device *pdev); |
99 | ||
100 | extern int sdhci_pltfm_register(struct platform_device *pdev, | |
0e748234 CD |
101 | const struct sdhci_pltfm_data *pdata, |
102 | size_t priv_size); | |
85d6509d SG |
103 | extern int sdhci_pltfm_unregister(struct platform_device *pdev); |
104 | ||
d005d943 LPC |
105 | extern unsigned int sdhci_pltfm_clk_get_max_clock(struct sdhci_host *host); |
106 | ||
0e748234 CD |
107 | static inline void *sdhci_pltfm_priv(struct sdhci_pltfm_host *host) |
108 | { | |
178b0fa0 | 109 | return host->private; |
0e748234 CD |
110 | } |
111 | ||
83a7b32a MY |
112 | int sdhci_pltfm_suspend(struct device *dev); |
113 | int sdhci_pltfm_resume(struct device *dev); | |
29495aa0 | 114 | extern const struct dev_pm_ops sdhci_pltfm_pmops; |
20b1597b | 115 | |
515033f9 | 116 | #endif /* _DRIVERS_MMC_SDHCI_PLTFM_H */ |