gpiolib: Pass bitmaps, not integer arrays, to get/set array
[linux-2.6-block.git] / drivers / mmc / core / pwrseq_simple.c
CommitLineData
8c96f89c
UH
1/*
2 * Copyright (C) 2014 Linaro Ltd
3 *
4 * Author: Ulf Hansson <ulf.hansson@linaro.org>
5 *
6 * License terms: GNU General Public License (GPL) version 2
7 *
8 * Simple MMC power sequence management
9 */
c13045b1 10#include <linux/clk.h>
d97a1e5d 11#include <linux/init.h>
8c96f89c 12#include <linux/kernel.h>
d97a1e5d
SK
13#include <linux/platform_device.h>
14#include <linux/module.h>
8c96f89c
UH
15#include <linux/slab.h>
16#include <linux/device.h>
17#include <linux/err.h>
862b5dcf 18#include <linux/gpio/consumer.h>
721e0497
HG
19#include <linux/delay.h>
20#include <linux/property.h>
8c96f89c
UH
21
22#include <linux/mmc/host.h>
23
24#include "pwrseq.h"
25
26struct mmc_pwrseq_simple {
27 struct mmc_pwrseq pwrseq;
c13045b1 28 bool clk_enabled;
721e0497 29 u32 post_power_on_delay_ms;
e9256e14 30 u32 power_off_delay_us;
c13045b1 31 struct clk *ext_clk;
ce037275 32 struct gpio_descs *reset_gpios;
8c96f89c
UH
33};
34
5b96fea7
SK
35#define to_pwrseq_simple(p) container_of(p, struct mmc_pwrseq_simple, pwrseq)
36
934f1f48
JMC
37static void mmc_pwrseq_simple_set_gpios_value(struct mmc_pwrseq_simple *pwrseq,
38 int value)
39{
ce037275 40 struct gpio_descs *reset_gpios = pwrseq->reset_gpios;
934f1f48 41
64a67d47 42 if (!IS_ERR(reset_gpios)) {
b9762beb 43 DECLARE_BITMAP(values, BITS_PER_TYPE(value));
486e6661 44 int nvalues = reset_gpios->ndescs;
ce037275 45
b9762beb 46 values[0] = value;
486e6661 47
b9762beb
JK
48 gpiod_set_array_value_cansleep(nvalues, reset_gpios->desc,
49 values);
64a67d47 50 }
934f1f48
JMC
51}
52
862b5dcf
UH
53static void mmc_pwrseq_simple_pre_power_on(struct mmc_host *host)
54{
5b96fea7 55 struct mmc_pwrseq_simple *pwrseq = to_pwrseq_simple(host->pwrseq);
862b5dcf 56
c13045b1
JMC
57 if (!IS_ERR(pwrseq->ext_clk) && !pwrseq->clk_enabled) {
58 clk_prepare_enable(pwrseq->ext_clk);
59 pwrseq->clk_enabled = true;
60 }
61
934f1f48 62 mmc_pwrseq_simple_set_gpios_value(pwrseq, 1);
862b5dcf
UH
63}
64
65static void mmc_pwrseq_simple_post_power_on(struct mmc_host *host)
66{
5b96fea7 67 struct mmc_pwrseq_simple *pwrseq = to_pwrseq_simple(host->pwrseq);
862b5dcf 68
934f1f48 69 mmc_pwrseq_simple_set_gpios_value(pwrseq, 0);
721e0497
HG
70
71 if (pwrseq->post_power_on_delay_ms)
72 msleep(pwrseq->post_power_on_delay_ms);
862b5dcf
UH
73}
74
c13045b1
JMC
75static void mmc_pwrseq_simple_power_off(struct mmc_host *host)
76{
5b96fea7 77 struct mmc_pwrseq_simple *pwrseq = to_pwrseq_simple(host->pwrseq);
c13045b1
JMC
78
79 mmc_pwrseq_simple_set_gpios_value(pwrseq, 1);
80
e9256e14
UH
81 if (pwrseq->power_off_delay_us)
82 usleep_range(pwrseq->power_off_delay_us,
83 2 * pwrseq->power_off_delay_us);
84
c13045b1
JMC
85 if (!IS_ERR(pwrseq->ext_clk) && pwrseq->clk_enabled) {
86 clk_disable_unprepare(pwrseq->ext_clk);
87 pwrseq->clk_enabled = false;
88 }
89}
90
ffedbd22 91static const struct mmc_pwrseq_ops mmc_pwrseq_simple_ops = {
862b5dcf
UH
92 .pre_power_on = mmc_pwrseq_simple_pre_power_on,
93 .post_power_on = mmc_pwrseq_simple_post_power_on,
c13045b1 94 .power_off = mmc_pwrseq_simple_power_off,
8c96f89c
UH
95};
96
d97a1e5d
SK
97static const struct of_device_id mmc_pwrseq_simple_of_match[] = {
98 { .compatible = "mmc-pwrseq-simple",},
99 {/* sentinel */},
100};
101MODULE_DEVICE_TABLE(of, mmc_pwrseq_simple_of_match);
102
103static int mmc_pwrseq_simple_probe(struct platform_device *pdev)
8c96f89c
UH
104{
105 struct mmc_pwrseq_simple *pwrseq;
d97a1e5d 106 struct device *dev = &pdev->dev;
934f1f48 107
d97a1e5d 108 pwrseq = devm_kzalloc(dev, sizeof(*pwrseq), GFP_KERNEL);
8c96f89c 109 if (!pwrseq)
d97a1e5d 110 return -ENOMEM;
8c96f89c 111
d97a1e5d
SK
112 pwrseq->ext_clk = devm_clk_get(dev, "ext_clock");
113 if (IS_ERR(pwrseq->ext_clk) && PTR_ERR(pwrseq->ext_clk) != -ENOENT)
114 return PTR_ERR(pwrseq->ext_clk);
c13045b1 115
d97a1e5d
SK
116 pwrseq->reset_gpios = devm_gpiod_get_array(dev, "reset",
117 GPIOD_OUT_HIGH);
64a67d47
MF
118 if (IS_ERR(pwrseq->reset_gpios) &&
119 PTR_ERR(pwrseq->reset_gpios) != -ENOENT &&
120 PTR_ERR(pwrseq->reset_gpios) != -ENOSYS) {
d97a1e5d 121 return PTR_ERR(pwrseq->reset_gpios);
862b5dcf
UH
122 }
123
721e0497
HG
124 device_property_read_u32(dev, "post-power-on-delay-ms",
125 &pwrseq->post_power_on_delay_ms);
e9256e14
UH
126 device_property_read_u32(dev, "power-off-delay-us",
127 &pwrseq->power_off_delay_us);
721e0497 128
d97a1e5d 129 pwrseq->pwrseq.dev = dev;
8c96f89c 130 pwrseq->pwrseq.ops = &mmc_pwrseq_simple_ops;
d97a1e5d
SK
131 pwrseq->pwrseq.owner = THIS_MODULE;
132 platform_set_drvdata(pdev, pwrseq);
8c96f89c 133
d97a1e5d 134 return mmc_pwrseq_register(&pwrseq->pwrseq);
8c96f89c 135}
d97a1e5d
SK
136
137static int mmc_pwrseq_simple_remove(struct platform_device *pdev)
138{
139 struct mmc_pwrseq_simple *pwrseq = platform_get_drvdata(pdev);
140
141 mmc_pwrseq_unregister(&pwrseq->pwrseq);
142
143 return 0;
144}
145
146static struct platform_driver mmc_pwrseq_simple_driver = {
147 .probe = mmc_pwrseq_simple_probe,
148 .remove = mmc_pwrseq_simple_remove,
149 .driver = {
150 .name = "pwrseq_simple",
151 .of_match_table = mmc_pwrseq_simple_of_match,
152 },
153};
154
155module_platform_driver(mmc_pwrseq_simple_driver);
156MODULE_LICENSE("GPL v2");