projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mfd: sm501 build fixes when CONFIG_MFD_SM501_GPIO unset
[linux-2.6-block.git] / drivers / mfd / sm501.c
CommitLineData
b6d6454f
BD		 1/* linux/drivers/mfd/sm501.c
2 *
3 * Copyright (C) 2006 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 * Vincent Sanders <vince@simtec.co.uk>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 *
11 * SM501 MFD driver
12*/
13
14#include <linux/kernel.h>
15#include <linux/module.h>
16#include <linux/delay.h>
17#include <linux/init.h>
18#include <linux/list.h>
19#include <linux/device.h>
20#include <linux/platform_device.h>
21#include <linux/pci.h>
42cd2366 22#include <linux/i2c-gpio.h>
b6d6454f
BD		 23
24#include <linux/sm501.h>
25#include <linux/sm501-regs.h>
61711f8f 26#include <linux/serial_8250.h>
b6d6454f
BD		 27
28#include <asm/io.h>
29
30struct sm501_device {
31 struct list_head list;
32 struct platform_device pdev;
33};
34
f61be273
BD		 35struct sm501_gpio;
36
f2999209
BD		 37#ifdef CONFIG_MFD_SM501_GPIO
38#include <linux/gpio.h>
39
f61be273
BD		 40struct sm501_gpio_chip {
41 struct gpio_chip gpio;
42 struct sm501_gpio *ourgpio; /* to get back to parent. */
43 void __iomem *regbase;
44};
45
46struct sm501_gpio {
47 struct sm501_gpio_chip low;
48 struct sm501_gpio_chip high;
49 spinlock_t lock;
50
51 unsigned int registered : 1;
52 void __iomem *regs;
53 struct resource *regs_res;
54};
f2999209
BD		 55#else
56struct sm501_gpio {
57 /* no gpio support, empty definition for sm501_devdata. */
58};
59#endif
f61be273 60
b6d6454f
BD		 61struct sm501_devdata {
62 spinlock_t reg_lock;
63 struct mutex clock_lock;
64 struct list_head devices;
f61be273 65 struct sm501_gpio gpio;
b6d6454f
BD		 66
67 struct device *dev;
68 struct resource *io_res;
69 struct resource *mem_res;
70 struct resource *regs_claim;
71 struct sm501_platdata *platdata;
72
f61be273 73
331d7475
BD		 74 unsigned int in_suspend;
75 unsigned long pm_misc;
76
b6d6454f
BD		 77 int unit_power[20];
78 unsigned int pdev_id;
79 unsigned int irq;
80 void __iomem *regs;
3149be50 81 unsigned int rev;
b6d6454f
BD		 82};
83
f61be273 84
b6d6454f
BD		 85#define MHZ (1000 * 1000)
86
87#ifdef DEBUG
245904a4 88static const unsigned int div_tab[] = {
b6d6454f
BD		 89 [0] = 1,
90 [1] = 2,
91 [2] = 4,
92 [3] = 8,
93 [4] = 16,
94 [5] = 32,
95 [6] = 64,
96 [7] = 128,
97 [8] = 3,
98 [9] = 6,
99 [10] = 12,
100 [11] = 24,
101 [12] = 48,
102 [13] = 96,
103 [14] = 192,
104 [15] = 384,
105 [16] = 5,
106 [17] = 10,
107 [18] = 20,
108 [19] = 40,
109 [20] = 80,
110 [21] = 160,
111 [22] = 320,
112 [23] = 604,
113};
114
115static unsigned long decode_div(unsigned long pll2, unsigned long val,
116 unsigned int lshft, unsigned int selbit,
245904a4 117 unsigned long mask)
b6d6454f
BD		 118{
119 if (val & selbit)
120 pll2 = 288 * MHZ;
121
245904a4 122 return pll2 / div_tab[(val >> lshft) & mask];
b6d6454f
BD		 123}
124
125#define fmt_freq(x) ((x) / MHZ), ((x) % MHZ), (x)
126
127/* sm501_dump_clk
128 *
129 * Print out the current clock configuration for the device
130*/
131
132static void sm501_dump_clk(struct sm501_devdata *sm)
133{
134 unsigned long misct = readl(sm->regs + SM501_MISC_TIMING);
135 unsigned long pm0 = readl(sm->regs + SM501_POWER_MODE_0_CLOCK);
136 unsigned long pm1 = readl(sm->regs + SM501_POWER_MODE_1_CLOCK);
137 unsigned long pmc = readl(sm->regs + SM501_POWER_MODE_CONTROL);
138 unsigned long sdclk0, sdclk1;
139 unsigned long pll2 = 0;
140
141 switch (misct & 0x30) {
142 case 0x00:
143 pll2 = 336 * MHZ;
144 break;
145 case 0x10:
146 pll2 = 288 * MHZ;
147 break;
148 case 0x20:
149 pll2 = 240 * MHZ;
150 break;
151 case 0x30:
152 pll2 = 192 * MHZ;
153 break;
154 }
155
156 sdclk0 = (misct & (1<<12)) ? pll2 : 288 * MHZ;
245904a4 157 sdclk0 /= div_tab[((misct >> 8) & 0xf)];
b6d6454f
BD		 158
159 sdclk1 = (misct & (1<<20)) ? pll2 : 288 * MHZ;
245904a4 160 sdclk1 /= div_tab[((misct >> 16) & 0xf)];
b6d6454f
BD		 161
162 dev_dbg(sm->dev, "MISCT=%08lx, PM0=%08lx, PM1=%08lx\n",
163 misct, pm0, pm1);
164
165 dev_dbg(sm->dev, "PLL2 = %ld.%ld MHz (%ld), SDCLK0=%08lx, SDCLK1=%08lx\n",
166 fmt_freq(pll2), sdclk0, sdclk1);
167
168 dev_dbg(sm->dev, "SDRAM: PM0=%ld, PM1=%ld\n", sdclk0, sdclk1);
169
170 dev_dbg(sm->dev, "PM0[%c]: "
171 "P2 %ld.%ld MHz (%ld), V2 %ld.%ld (%ld), "
48986f06 172 "M %ld.%ld (%ld), MX1 %ld.%ld (%ld)\n",
b6d6454f 173 (pmc & 3 ) == 0 ? '*' : '-',
245904a4
VS		 174 fmt_freq(decode_div(pll2, pm0, 24, 1<<29, 31)),
175 fmt_freq(decode_div(pll2, pm0, 16, 1<<20, 15)),
176 fmt_freq(decode_div(pll2, pm0, 8, 1<<12, 15)),
177 fmt_freq(decode_div(pll2, pm0, 0, 1<<4, 15)));
b6d6454f
BD		 178
179 dev_dbg(sm->dev, "PM1[%c]: "
180 "P2 %ld.%ld MHz (%ld), V2 %ld.%ld (%ld), "
181 "M %ld.%ld (%ld), MX1 %ld.%ld (%ld)\n",
182 (pmc & 3 ) == 1 ? '*' : '-',
245904a4
VS		 183 fmt_freq(decode_div(pll2, pm1, 24, 1<<29, 31)),
184 fmt_freq(decode_div(pll2, pm1, 16, 1<<20, 15)),
185 fmt_freq(decode_div(pll2, pm1, 8, 1<<12, 15)),
186 fmt_freq(decode_div(pll2, pm1, 0, 1<<4, 15)));
b6d6454f 187}
331d7475
BD		 188
189static void sm501_dump_regs(struct sm501_devdata *sm)
190{
191 void __iomem *regs = sm->regs;
192
193 dev_info(sm->dev, "System Control %08x\n",
194 readl(regs + SM501_SYSTEM_CONTROL));
195 dev_info(sm->dev, "Misc Control %08x\n",
196 readl(regs + SM501_MISC_CONTROL));
197 dev_info(sm->dev, "GPIO Control Low %08x\n",
198 readl(regs + SM501_GPIO31_0_CONTROL));
199 dev_info(sm->dev, "GPIO Control Hi %08x\n",
200 readl(regs + SM501_GPIO63_32_CONTROL));
201 dev_info(sm->dev, "DRAM Control %08x\n",
202 readl(regs + SM501_DRAM_CONTROL));
203 dev_info(sm->dev, "Arbitration Ctrl %08x\n",
204 readl(regs + SM501_ARBTRTN_CONTROL));
205 dev_info(sm->dev, "Misc Timing %08x\n",
206 readl(regs + SM501_MISC_TIMING));
207}
208
209static void sm501_dump_gate(struct sm501_devdata *sm)
b6d6454f 210{
331d7475
BD		 211 dev_info(sm->dev, "CurrentGate %08x\n",
212 readl(sm->regs + SM501_CURRENT_GATE));
213 dev_info(sm->dev, "CurrentClock %08x\n",
214 readl(sm->regs + SM501_CURRENT_CLOCK));
215 dev_info(sm->dev, "PowerModeControl %08x\n",
216 readl(sm->regs + SM501_POWER_MODE_CONTROL));
b6d6454f 217}
331d7475
BD		 218
219#else
220static inline void sm501_dump_gate(struct sm501_devdata *sm) { }
221static inline void sm501_dump_regs(struct sm501_devdata *sm) { }
222static inline void sm501_dump_clk(struct sm501_devdata *sm) { }
b6d6454f
BD		 223#endif
224
225/* sm501_sync_regs
226 *
227 * ensure the
228*/
229
230static void sm501_sync_regs(struct sm501_devdata *sm)
231{
232 readl(sm->regs);
233}
234
331d7475
BD		 235static inline void sm501_mdelay(struct sm501_devdata *sm, unsigned int delay)
236{
237 /* during suspend/resume, we are currently not allowed to sleep,
238 * so change to using mdelay() instead of msleep() if we
239 * are in one of these paths */
240
241 if (sm->in_suspend)
242 mdelay(delay);
243 else
244 msleep(delay);
245}
246
b6d6454f
BD		 247/* sm501_misc_control
248 *
331d7475 249 * alters the miscellaneous control parameters
b6d6454f
BD		 250*/
251
252int sm501_misc_control(struct device *dev,
253 unsigned long set, unsigned long clear)
254{
255 struct sm501_devdata *sm = dev_get_drvdata(dev);
256 unsigned long misc;
257 unsigned long save;
258 unsigned long to;
259
260 spin_lock_irqsave(&sm->reg_lock, save);
261
262 misc = readl(sm->regs + SM501_MISC_CONTROL);
263 to = (misc & ~clear) | set;
264
265 if (to != misc) {
266 writel(to, sm->regs + SM501_MISC_CONTROL);
267 sm501_sync_regs(sm);
268
269 dev_dbg(sm->dev, "MISC_CONTROL %08lx\n", misc);
270 }
271
272 spin_unlock_irqrestore(&sm->reg_lock, save);
273 return to;
274}
275
276EXPORT_SYMBOL_GPL(sm501_misc_control);
277
278/* sm501_modify_reg
279 *
280 * Modify a register in the SM501 which may be shared with other
281 * drivers.
282*/
283
284unsigned long sm501_modify_reg(struct device *dev,
285 unsigned long reg,
286 unsigned long set,
287 unsigned long clear)
288{
289 struct sm501_devdata *sm = dev_get_drvdata(dev);
290 unsigned long data;
291 unsigned long save;
292
293 spin_lock_irqsave(&sm->reg_lock, save);
294
295 data = readl(sm->regs + reg);
296 data |= set;
297 data &= ~clear;
298
299 writel(data, sm->regs + reg);
300 sm501_sync_regs(sm);
301
302 spin_unlock_irqrestore(&sm->reg_lock, save);
303
304 return data;
305}
306
307EXPORT_SYMBOL_GPL(sm501_modify_reg);
308
b6d6454f
BD		 309/* sm501_unit_power
310 *
311 * alters the power active gate to set specific units on or off
312 */
313
314int sm501_unit_power(struct device *dev, unsigned int unit, unsigned int to)
315{
316 struct sm501_devdata *sm = dev_get_drvdata(dev);
317 unsigned long mode;
318 unsigned long gate;
319 unsigned long clock;
320
321 mutex_lock(&sm->clock_lock);
322
323 mode = readl(sm->regs + SM501_POWER_MODE_CONTROL);
324 gate = readl(sm->regs + SM501_CURRENT_GATE);
325 clock = readl(sm->regs + SM501_CURRENT_CLOCK);
326
327 mode &= 3; /* get current power mode */
328
bf703c3f 329 if (unit >= ARRAY_SIZE(sm->unit_power)) {
145980a0 330 dev_err(dev, "%s: bad unit %d\n", __func__, unit);
b6d6454f
BD		 331 goto already;
332 }
333
145980a0 334 dev_dbg(sm->dev, "%s: unit %d, cur %d, to %d\n", __func__, unit,
b6d6454f
BD		 335 sm->unit_power[unit], to);
336
337 if (to == 0 && sm->unit_power[unit] == 0) {
338 dev_err(sm->dev, "unit %d is already shutdown\n", unit);
339 goto already;
340 }
341
342 sm->unit_power[unit] += to ? 1 : -1;
343 to = sm->unit_power[unit] ? 1 : 0;
344
345 if (to) {
346 if (gate & (1 << unit))
347 goto already;
348 gate |= (1 << unit);
349 } else {
350 if (!(gate & (1 << unit)))
351 goto already;
352 gate &= ~(1 << unit);
353 }
354
355 switch (mode) {
356 case 1:
357 writel(gate, sm->regs + SM501_POWER_MODE_0_GATE);
358 writel(clock, sm->regs + SM501_POWER_MODE_0_CLOCK);
359 mode = 0;
360 break;
361 case 2:
362 case 0:
363 writel(gate, sm->regs + SM501_POWER_MODE_1_GATE);
364 writel(clock, sm->regs + SM501_POWER_MODE_1_CLOCK);
365 mode = 1;
366 break;
367
368 default:
369 return -1;
370 }
371
372 writel(mode, sm->regs + SM501_POWER_MODE_CONTROL);
373 sm501_sync_regs(sm);
374
375 dev_dbg(sm->dev, "gate %08lx, clock %08lx, mode %08lx\n",
376 gate, clock, mode);
377
331d7475 378 sm501_mdelay(sm, 16);
b6d6454f
BD		 379
380 already:
381 mutex_unlock(&sm->clock_lock);
382 return gate;
383}
384
385EXPORT_SYMBOL_GPL(sm501_unit_power);
386
387
388/* Perform a rounded division. */
389static long sm501fb_round_div(long num, long denom)
390{
391 /* n / d + 1 / 2 = (2n + d) / 2d */
392 return (2 * num + denom) / (2 * denom);
393}
394
395/* clock value structure. */
396struct sm501_clock {
397 unsigned long mclk;
398 int divider;
399 int shift;
3149be50 400 unsigned int m, n, k;
b6d6454f
BD		 401};
402
3149be50
VS		 403/* sm501_calc_clock
404 *
405 * Calculates the nearest discrete clock frequency that
406 * can be achieved with the specified input clock.
407 * the maximum divisor is 3 or 5
408 */
409
410static int sm501_calc_clock(unsigned long freq,
411 struct sm501_clock *clock,
412 int max_div,
413 unsigned long mclk,
414 long *best_diff)
415{
416 int ret = 0;
417 int divider;
418 int shift;
419 long diff;
420
421 /* try dividers 1 and 3 for CRT and for panel,
422 try divider 5 for panel only.*/
423
424 for (divider = 1; divider <= max_div; divider += 2) {
425 /* try all 8 shift values.*/
426 for (shift = 0; shift < 8; shift++) {
427 /* Calculate difference to requested clock */
428 diff = sm501fb_round_div(mclk, divider << shift) - freq;
429 if (diff < 0)
430 diff = -diff;
431
432 /* If it is less than the current, use it */
433 if (diff < *best_diff) {
434 *best_diff = diff;
435
436 clock->mclk = mclk;
437 clock->divider = divider;
438 clock->shift = shift;
439 ret = 1;
440 }
441 }
442 }
443
444 return ret;
445}
446
447/* sm501_calc_pll
448 *
449 * Calculates the nearest discrete clock frequency that can be
450 * achieved using the programmable PLL.
451 * the maximum divisor is 3 or 5
452 */
453
454static unsigned long sm501_calc_pll(unsigned long freq,
455 struct sm501_clock *clock,
456 int max_div)
457{
458 unsigned long mclk;
459 unsigned int m, n, k;
460 long best_diff = 999999999;
461
462 /*
463 * The SM502 datasheet doesn't specify the min/max values for M and N.
464 * N = 1 at least doesn't work in practice.
465 */
466 for (m = 2; m <= 255; m++) {
467 for (n = 2; n <= 127; n++) {
468 for (k = 0; k <= 1; k++) {
469 mclk = (24000000UL * m / n) >> k;
470
471 if (sm501_calc_clock(freq, clock, max_div,
472 mclk, &best_diff)) {
473 clock->m = m;
474 clock->n = n;
475 clock->k = k;
476 }
477 }
478 }
479 }
480
481 /* Return best clock. */
482 return clock->mclk / (clock->divider << clock->shift);
483}
484
b6d6454f
BD		 485/* sm501_select_clock
486 *
3149be50
VS		 487 * Calculates the nearest discrete clock frequency that can be
488 * achieved using the 288MHz and 336MHz PLLs.
b6d6454f
BD		 489 * the maximum divisor is 3 or 5
490 */
3149be50 491
b6d6454f
BD		 492static unsigned long sm501_select_clock(unsigned long freq,
493 struct sm501_clock *clock,
494 int max_div)
495{
496 unsigned long mclk;
b6d6454f
BD		 497 long best_diff = 999999999;
498
499 /* Try 288MHz and 336MHz clocks. */
500 for (mclk = 288000000; mclk <= 336000000; mclk += 48000000) {
3149be50 501 sm501_calc_clock(freq, clock, max_div, mclk, &best_diff);
b6d6454f
BD		 502 }
503
504 /* Return best clock. */
505 return clock->mclk / (clock->divider << clock->shift);
506}
507
508/* sm501_set_clock
509 *
510 * set one of the four clock sources to the closest available frequency to
511 * the one specified
512*/
513
514unsigned long sm501_set_clock(struct device *dev,
515 int clksrc,
516 unsigned long req_freq)
517{
518 struct sm501_devdata *sm = dev_get_drvdata(dev);
519 unsigned long mode = readl(sm->regs + SM501_POWER_MODE_CONTROL);
520 unsigned long gate = readl(sm->regs + SM501_CURRENT_GATE);
521 unsigned long clock = readl(sm->regs + SM501_CURRENT_CLOCK);
522 unsigned char reg;
3149be50 523 unsigned int pll_reg = 0;
b6d6454f
BD		 524 unsigned long sm501_freq; /* the actual frequency acheived */
525
526 struct sm501_clock to;
527
528 /* find achivable discrete frequency and setup register value
529 * accordingly, V2XCLK, MCLK and M1XCLK are the same P2XCLK
530 * has an extra bit for the divider */
531
532 switch (clksrc) {
533 case SM501_CLOCK_P2XCLK:
534 /* This clock is divided in half so to achive the
535 * requested frequency the value must be multiplied by
536 * 2. This clock also has an additional pre divisor */
537
3149be50
VS		 538 if (sm->rev >= 0xC0) {
539 /* SM502 -> use the programmable PLL */
540 sm501_freq = (sm501_calc_pll(2 * req_freq,
541 &to, 5) / 2);
542 reg = to.shift & 0x07;/* bottom 3 bits are shift */
543 if (to.divider == 3)
544 reg |= 0x08; /* /3 divider required */
545 else if (to.divider == 5)
546 reg |= 0x10; /* /5 divider required */
547 reg |= 0x40; /* select the programmable PLL */
548 pll_reg = 0x20000 | (to.k << 15) | (to.n << 8) | to.m;
549 } else {
550 sm501_freq = (sm501_select_clock(2 * req_freq,
551 &to, 5) / 2);
552 reg = to.shift & 0x07;/* bottom 3 bits are shift */
553 if (to.divider == 3)
554 reg |= 0x08; /* /3 divider required */
555 else if (to.divider == 5)
556 reg |= 0x10; /* /5 divider required */
557 if (to.mclk != 288000000)
558 reg |= 0x20; /* which mclk pll is source */
559 }
b6d6454f
BD		 560 break;
561
562 case SM501_CLOCK_V2XCLK:
563 /* This clock is divided in half so to achive the
564 * requested frequency the value must be multiplied by 2. */
565
566 sm501_freq = (sm501_select_clock(2 * req_freq, &to, 3) / 2);
567 reg=to.shift & 0x07; /* bottom 3 bits are shift */
568 if (to.divider == 3)
569 reg |= 0x08; /* /3 divider required */
570 if (to.mclk != 288000000)
571 reg |= 0x10; /* which mclk pll is source */
572 break;
573
574 case SM501_CLOCK_MCLK:
575 case SM501_CLOCK_M1XCLK:
576 /* These clocks are the same and not further divided */
577
578 sm501_freq = sm501_select_clock( req_freq, &to, 3);
579 reg=to.shift & 0x07; /* bottom 3 bits are shift */
580 if (to.divider == 3)
581 reg |= 0x08; /* /3 divider required */
582 if (to.mclk != 288000000)
583 reg |= 0x10; /* which mclk pll is source */
584 break;
585
586 default:
587 return 0; /* this is bad */
588 }
589
590 mutex_lock(&sm->clock_lock);
591
592 mode = readl(sm->regs + SM501_POWER_MODE_CONTROL);
593 gate = readl(sm->regs + SM501_CURRENT_GATE);
594 clock = readl(sm->regs + SM501_CURRENT_CLOCK);
595
596 clock = clock & ~(0xFF << clksrc);
597 clock |= reg<<clksrc;
598
599 mode &= 3; /* find current mode */
600
601 switch (mode) {
602 case 1:
603 writel(gate, sm->regs + SM501_POWER_MODE_0_GATE);
604 writel(clock, sm->regs + SM501_POWER_MODE_0_CLOCK);
605 mode = 0;
606 break;
607 case 2:
608 case 0:
609 writel(gate, sm->regs + SM501_POWER_MODE_1_GATE);
610 writel(clock, sm->regs + SM501_POWER_MODE_1_CLOCK);
611 mode = 1;
612 break;
613
614 default:
615 mutex_unlock(&sm->clock_lock);
616 return -1;
617 }
618
619 writel(mode, sm->regs + SM501_POWER_MODE_CONTROL);
3149be50
VS		 620
621 if (pll_reg)
622 writel(pll_reg, sm->regs + SM501_PROGRAMMABLE_PLL_CONTROL);
623
b6d6454f
BD		 624 sm501_sync_regs(sm);
625
626 dev_info(sm->dev, "gate %08lx, clock %08lx, mode %08lx\n",
627 gate, clock, mode);
628
331d7475 629 sm501_mdelay(sm, 16);
b6d6454f
BD		 630 mutex_unlock(&sm->clock_lock);
631
632 sm501_dump_clk(sm);
633
634 return sm501_freq;
635}
636
637EXPORT_SYMBOL_GPL(sm501_set_clock);
638
639/* sm501_find_clock
640 *
641 * finds the closest available frequency for a given clock
642*/
643
3149be50
VS		 644unsigned long sm501_find_clock(struct device *dev,
645 int clksrc,
b6d6454f
BD		 646 unsigned long req_freq)
647{
3149be50 648 struct sm501_devdata *sm = dev_get_drvdata(dev);
b6d6454f
BD		 649 unsigned long sm501_freq; /* the frequency achiveable by the 501 */
650 struct sm501_clock to;
651
652 switch (clksrc) {
653 case SM501_CLOCK_P2XCLK:
3149be50
VS		 654 if (sm->rev >= 0xC0) {
655 /* SM502 -> use the programmable PLL */
656 sm501_freq = (sm501_calc_pll(2 * req_freq,
657 &to, 5) / 2);
658 } else {
659 sm501_freq = (sm501_select_clock(2 * req_freq,
660 &to, 5) / 2);
661 }
b6d6454f
BD		 662 break;
663
664 case SM501_CLOCK_V2XCLK:
665 sm501_freq = (sm501_select_clock(2 * req_freq, &to, 3) / 2);
666 break;
667
668 case SM501_CLOCK_MCLK:
669 case SM501_CLOCK_M1XCLK:
670 sm501_freq = sm501_select_clock(req_freq, &to, 3);
671 break;
672
673 default:
674 sm501_freq = 0; /* error */
675 }
676
677 return sm501_freq;
678}
679
680EXPORT_SYMBOL_GPL(sm501_find_clock);
681
682static struct sm501_device *to_sm_device(struct platform_device *pdev)
683{
684 return container_of(pdev, struct sm501_device, pdev);
685}
686
687/* sm501_device_release
688 *
689 * A release function for the platform devices we create to allow us to
690 * free any items we allocated
691*/
692
693static void sm501_device_release(struct device *dev)
694{
695 kfree(to_sm_device(to_platform_device(dev)));
696}
697
698/* sm501_create_subdev
699 *
700 * Create a skeleton platform device with resources for passing to a
701 * sub-driver
702*/
703
704static struct platform_device *
61711f8f
MD		 705sm501_create_subdev(struct sm501_devdata *sm, char *name,
706 unsigned int res_count, unsigned int platform_data_size)
b6d6454f
BD		 707{
708 struct sm501_device *smdev;
709
710 smdev = kzalloc(sizeof(struct sm501_device) +
61711f8f
MD		 711 (sizeof(struct resource) * res_count) +
712 platform_data_size, GFP_KERNEL);
b6d6454f
BD		 713 if (!smdev)
714 return NULL;
715
716 smdev->pdev.dev.release = sm501_device_release;
717
718 smdev->pdev.name = name;
719 smdev->pdev.id = sm->pdev_id;
b6d6454f
BD		 720 smdev->pdev.dev.parent = sm->dev;
721
61711f8f
MD		 722 if (res_count) {
723 smdev->pdev.resource = (struct resource *)(smdev+1);
724 smdev->pdev.num_resources = res_count;
725 }
726 if (platform_data_size)
727 smdev->pdev.dev.platform_data = (void *)(smdev+1);
728
b6d6454f
BD		 729 return &smdev->pdev;
730}
731
732/* sm501_register_device
733 *
734 * Register a platform device created with sm501_create_subdev()
735*/
736
737static int sm501_register_device(struct sm501_devdata *sm,
738 struct platform_device *pdev)
739{
740 struct sm501_device *smdev = to_sm_device(pdev);
741 int ptr;
742 int ret;
743
744 for (ptr = 0; ptr < pdev->num_resources; ptr++) {
745 printk("%s[%d] flags %08lx: %08llx..%08llx\n",
746 pdev->name, ptr,
747 pdev->resource[ptr].flags,
748 (unsigned long long)pdev->resource[ptr].start,
749 (unsigned long long)pdev->resource[ptr].end);
750 }
751
752 ret = platform_device_register(pdev);
753
754 if (ret >= 0) {
755 dev_dbg(sm->dev, "registered %s\n", pdev->name);
756 list_add_tail(&smdev->list, &sm->devices);
757 } else
758 dev_err(sm->dev, "error registering %s (%d)\n",
759 pdev->name, ret);
760
761 return ret;
762}
763
764/* sm501_create_subio
765 *
766 * Fill in an IO resource for a sub device
767*/
768
769static void sm501_create_subio(struct sm501_devdata *sm,
770 struct resource *res,
771 resource_size_t offs,
772 resource_size_t size)
773{
774 res->flags = IORESOURCE_MEM;
775 res->parent = sm->io_res;
776 res->start = sm->io_res->start + offs;
777 res->end = res->start + size - 1;
778}
779
780/* sm501_create_mem
781 *
782 * Fill in an MEM resource for a sub device
783*/
784
785static void sm501_create_mem(struct sm501_devdata *sm,
786 struct resource *res,
787 resource_size_t *offs,
788 resource_size_t size)
789{
790 *offs -= size; /* adjust memory size */
791
792 res->flags = IORESOURCE_MEM;
793 res->parent = sm->mem_res;
794 res->start = sm->mem_res->start + *offs;
795 res->end = res->start + size - 1;
796}
797
798/* sm501_create_irq
799 *
800 * Fill in an IRQ resource for a sub device
801*/
802
803static void sm501_create_irq(struct sm501_devdata *sm,
804 struct resource *res)
805{
806 res->flags = IORESOURCE_IRQ;
807 res->parent = NULL;
808 res->start = res->end = sm->irq;
809}
810
811static int sm501_register_usbhost(struct sm501_devdata *sm,
812 resource_size_t *mem_avail)
813{
814 struct platform_device *pdev;
815
61711f8f 816 pdev = sm501_create_subdev(sm, "sm501-usb", 3, 0);
b6d6454f
BD		 817 if (!pdev)
818 return -ENOMEM;
819
820 sm501_create_subio(sm, &pdev->resource[0], 0x40000, 0x20000);
821 sm501_create_mem(sm, &pdev->resource[1], mem_avail, 256*1024);
822 sm501_create_irq(sm, &pdev->resource[2]);
823
824 return sm501_register_device(sm, pdev);
825}
826
61711f8f
MD		 827static void sm501_setup_uart_data(struct sm501_devdata *sm,
828 struct plat_serial8250_port *uart_data,
829 unsigned int offset)
830{
831 uart_data->membase = sm->regs + offset;
832 uart_data->mapbase = sm->io_res->start + offset;
833 uart_data->iotype = UPIO_MEM;
834 uart_data->irq = sm->irq;
835 uart_data->flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | UPF_SHARE_IRQ;
836 uart_data->regshift = 2;
837 uart_data->uartclk = (9600 * 16);
838}
839
840static int sm501_register_uart(struct sm501_devdata *sm, int devices)
841{
842 struct platform_device *pdev;
843 struct plat_serial8250_port *uart_data;
844
845 pdev = sm501_create_subdev(sm, "serial8250", 0,
846 sizeof(struct plat_serial8250_port) * 3);
847 if (!pdev)
848 return -ENOMEM;
849
850 uart_data = pdev->dev.platform_data;
851
852 if (devices & SM501_USE_UART0) {
853 sm501_setup_uart_data(sm, uart_data++, 0x30000);
854 sm501_unit_power(sm->dev, SM501_GATE_UART0, 1);
855 sm501_modify_reg(sm->dev, SM501_IRQ_MASK, 1 << 12, 0);
856 sm501_modify_reg(sm->dev, SM501_GPIO63_32_CONTROL, 0x01e0, 0);
857 }
858 if (devices & SM501_USE_UART1) {
859 sm501_setup_uart_data(sm, uart_data++, 0x30020);
860 sm501_unit_power(sm->dev, SM501_GATE_UART1, 1);
861 sm501_modify_reg(sm->dev, SM501_IRQ_MASK, 1 << 13, 0);
862 sm501_modify_reg(sm->dev, SM501_GPIO63_32_CONTROL, 0x1e00, 0);
863 }
864
865 pdev->id = PLAT8250_DEV_SM501;
866
867 return sm501_register_device(sm, pdev);
868}
869
b6d6454f
BD		 870static int sm501_register_display(struct sm501_devdata *sm,
871 resource_size_t *mem_avail)
872{
873 struct platform_device *pdev;
874
61711f8f 875 pdev = sm501_create_subdev(sm, "sm501-fb", 4, 0);
b6d6454f
BD		 876 if (!pdev)
877 return -ENOMEM;
878
879 sm501_create_subio(sm, &pdev->resource[0], 0x80000, 0x10000);
880 sm501_create_subio(sm, &pdev->resource[1], 0x100000, 0x50000);
881 sm501_create_mem(sm, &pdev->resource[2], mem_avail, *mem_avail);
882 sm501_create_irq(sm, &pdev->resource[3]);
883
884 return sm501_register_device(sm, pdev);
885}
886
f61be273
BD		 887#ifdef CONFIG_MFD_SM501_GPIO
888
889static inline struct sm501_gpio_chip *to_sm501_gpio(struct gpio_chip *gc)
890{
891 return container_of(gc, struct sm501_gpio_chip, gpio);
892}
893
894static inline struct sm501_devdata *sm501_gpio_to_dev(struct sm501_gpio *gpio)
895{
896 return container_of(gpio, struct sm501_devdata, gpio);
897}
898
899static int sm501_gpio_get(struct gpio_chip *chip, unsigned offset)
900
901{
902 struct sm501_gpio_chip *smgpio = to_sm501_gpio(chip);
903 unsigned long result;
904
905 result = readl(smgpio->regbase + SM501_GPIO_DATA_LOW);
906 result >>= offset;
907
908 return result & 1UL;
909}
910
911static void sm501_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
912
913{
914 struct sm501_gpio_chip *smchip = to_sm501_gpio(chip);
915 struct sm501_gpio *smgpio = smchip->ourgpio;
916 unsigned long bit = 1 << offset;
917 void __iomem *regs = smchip->regbase;
918 unsigned long save;
919 unsigned long val;
920
921 dev_dbg(sm501_gpio_to_dev(smgpio)->dev, "%s(%p,%d)\n",
922 __func__, chip, offset);
923
924 spin_lock_irqsave(&smgpio->lock, save);
925
926 val = readl(regs + SM501_GPIO_DATA_LOW) & ~bit;
927 if (value)
928 val |= bit;
929 writel(val, regs);
930
931 sm501_sync_regs(sm501_gpio_to_dev(smgpio));
932 spin_unlock_irqrestore(&smgpio->lock, save);
933}
934
935static int sm501_gpio_input(struct gpio_chip *chip, unsigned offset)
936{
937 struct sm501_gpio_chip *smchip = to_sm501_gpio(chip);
938 struct sm501_gpio *smgpio = smchip->ourgpio;
939 void __iomem *regs = smchip->regbase;
940 unsigned long bit = 1 << offset;
941 unsigned long save;
942 unsigned long ddr;
943
944 dev_info(sm501_gpio_to_dev(smgpio)->dev, "%s(%p,%d)\n",
945 __func__, chip, offset);
946
947 spin_lock_irqsave(&smgpio->lock, save);
948
949 ddr = readl(regs + SM501_GPIO_DDR_LOW);
950 writel(ddr & ~bit, regs + SM501_GPIO_DDR_LOW);
951
952 sm501_sync_regs(sm501_gpio_to_dev(smgpio));
953 spin_unlock_irqrestore(&smgpio->lock, save);
954
955 return 0;
956}
957
958static int sm501_gpio_output(struct gpio_chip *chip,
959 unsigned offset, int value)
960{
961 struct sm501_gpio_chip *smchip = to_sm501_gpio(chip);
962 struct sm501_gpio *smgpio = smchip->ourgpio;
963 unsigned long bit = 1 << offset;
964 void __iomem *regs = smchip->regbase;
965 unsigned long save;
966 unsigned long val;
967 unsigned long ddr;
968
969 dev_dbg(sm501_gpio_to_dev(smgpio)->dev, "%s(%p,%d,%d)\n",
970 __func__, chip, offset, value);
971
972 spin_lock_irqsave(&smgpio->lock, save);
973
974 val = readl(regs + SM501_GPIO_DATA_LOW);
975 if (value)
976 val |= bit;
977 else
978 val &= ~bit;
979 writel(val, regs);
980
981 ddr = readl(regs + SM501_GPIO_DDR_LOW);
982 writel(ddr | bit, regs + SM501_GPIO_DDR_LOW);
983
984 sm501_sync_regs(sm501_gpio_to_dev(smgpio));
985 writel(val, regs + SM501_GPIO_DATA_LOW);
986
987 sm501_sync_regs(sm501_gpio_to_dev(smgpio));
988 spin_unlock_irqrestore(&smgpio->lock, save);
989
990 return 0;
991}
992
993static struct gpio_chip gpio_chip_template = {
994 .ngpio = 32,
995 .direction_input = sm501_gpio_input,
996 .direction_output = sm501_gpio_output,
997 .set = sm501_gpio_set,
998 .get = sm501_gpio_get,
999};
1000
1001static int __devinit sm501_gpio_register_chip(struct sm501_devdata *sm,
1002 struct sm501_gpio *gpio,
1003 struct sm501_gpio_chip *chip)
1004{
1005 struct sm501_platdata *pdata = sm->platdata;
1006 struct gpio_chip *gchip = &chip->gpio;
60e540d6 1007 int base = pdata->gpio_base;
f61be273 1008
28130bea 1009 chip->gpio = gpio_chip_template;
f61be273
BD		 1010
1011 if (chip == &gpio->high) {
60e540d6
AP		 1012 if (base > 0)
1013 base += 32;
f61be273
BD		 1014 chip->regbase = gpio->regs + SM501_GPIO_DATA_HIGH;
1015 gchip->label = "SM501-HIGH";
1016 } else {
1017 chip->regbase = gpio->regs + SM501_GPIO_DATA_LOW;
1018 gchip->label = "SM501-LOW";
1019 }
1020
1021 gchip->base = base;
1022 chip->ourgpio = gpio;
1023
1024 return gpiochip_add(gchip);
1025}
1026
1027static int sm501_register_gpio(struct sm501_devdata *sm)
1028{
1029 struct sm501_gpio *gpio = &sm->gpio;
1030 resource_size_t iobase = sm->io_res->start + SM501_GPIO;
1031 int ret;
1032 int tmp;
1033
1034 dev_dbg(sm->dev, "registering gpio block %08llx\n",
1035 (unsigned long long)iobase);
1036
1037 spin_lock_init(&gpio->lock);
1038
1039 gpio->regs_res = request_mem_region(iobase, 0x20, "sm501-gpio");
1040 if (gpio->regs_res == NULL) {
1041 dev_err(sm->dev, "gpio: failed to request region\n");
1042 return -ENXIO;
1043 }
1044
1045 gpio->regs = ioremap(iobase, 0x20);
1046 if (gpio->regs == NULL) {
1047 dev_err(sm->dev, "gpio: failed to remap registers\n");
1048 ret = -ENXIO;
28130bea 1049 goto err_claimed;
f61be273
BD		 1050 }
1051
1052 /* Register both our chips. */
1053
1054 ret = sm501_gpio_register_chip(sm, gpio, &gpio->low);
1055 if (ret) {
1056 dev_err(sm->dev, "failed to add low chip\n");
1057 goto err_mapped;
1058 }
1059
1060 ret = sm501_gpio_register_chip(sm, gpio, &gpio->high);
1061 if (ret) {
1062 dev_err(sm->dev, "failed to add high chip\n");
1063 goto err_low_chip;
1064 }
1065
1066 gpio->registered = 1;
1067
1068 return 0;
1069
1070 err_low_chip:
1071 tmp = gpiochip_remove(&gpio->low.gpio);
1072 if (tmp) {
1073 dev_err(sm->dev, "cannot remove low chip, cannot tidy up\n");
1074 return ret;
1075 }
1076
1077 err_mapped:
28130bea
BD		 1078 iounmap(gpio->regs);
1079
1080 err_claimed:
f61be273
BD		 1081 release_resource(gpio->regs_res);
1082 kfree(gpio->regs_res);
1083
1084 return ret;
1085}
1086
1087static void sm501_gpio_remove(struct sm501_devdata *sm)
1088{
28130bea 1089 struct sm501_gpio *gpio = &sm->gpio;
f61be273
BD		 1090 int ret;
1091
f2999209
BD		 1092 if (!sm->gpio.registered)
1093 return;
1094
28130bea 1095 ret = gpiochip_remove(&gpio->low.gpio);
f61be273
BD		 1096 if (ret)
1097 dev_err(sm->dev, "cannot remove low chip, cannot tidy up\n");
1098
28130bea 1099 ret = gpiochip_remove(&gpio->high.gpio);
f61be273
BD		 1100 if (ret)
1101 dev_err(sm->dev, "cannot remove high chip, cannot tidy up\n");
28130bea
BD		 1102
1103 iounmap(gpio->regs);
1104 release_resource(gpio->regs_res);
1105 kfree(gpio->regs_res);
f61be273
BD		 1106}
1107
28130bea 1108static inline int sm501_gpio_pin2nr(struct sm501_devdata *sm, unsigned int pin)
42cd2366
BD		 1109{
1110 struct sm501_gpio *gpio = &sm->gpio;
1111 return pin + (pin < 32) ? gpio->low.gpio.base : gpio->high.gpio.base;
1112}
f2999209
BD		 1113
1114static inline int sm501_gpio_isregistered(struct sm501_devdata *sm)
1115{
1116 return sm->gpio.registered;
1117}
f61be273 1118#else
28130bea 1119static inline int sm501_register_gpio(struct sm501_devdata *sm)
f61be273
BD		 1120{
1121 return 0;
1122}
1123
28130bea 1124static inline void sm501_gpio_remove(struct sm501_devdata *sm)
f61be273
BD		 1125{
1126}
42cd2366 1127
28130bea 1128static inline int sm501_gpio_pin2nr(struct sm501_devdata *sm, unsigned int pin)
42cd2366
BD		 1129{
1130 return -1;
1131}
f2999209
BD		 1132
1133static inline int sm501_gpio_isregistered(struct sm501_devdata *sm)
1134{
1135 return 0;
1136}
f61be273
BD		 1137#endif
1138
42cd2366
BD		 1139static int sm501_register_gpio_i2c_instance(struct sm501_devdata *sm,
1140 struct sm501_platdata_gpio_i2c *iic)
1141{
1142 struct i2c_gpio_platform_data *icd;
1143 struct platform_device *pdev;
1144
1145 pdev = sm501_create_subdev(sm, "i2c-gpio", 0,
1146 sizeof(struct i2c_gpio_platform_data));
1147 if (!pdev)
1148 return -ENOMEM;
1149
1150 icd = pdev->dev.platform_data;
1151
1152 /* We keep the pin_sda and pin_scl fields relative in case the
1153 * same platform data is passed to >1 SM501.
1154 */
1155
1156 icd->sda_pin = sm501_gpio_pin2nr(sm, iic->pin_sda);
1157 icd->scl_pin = sm501_gpio_pin2nr(sm, iic->pin_scl);
1158 icd->timeout = iic->timeout;
1159 icd->udelay = iic->udelay;
1160
1161 /* note, we can't use either of the pin numbers, as the i2c-gpio
1162 * driver uses the platform.id field to generate the bus number
1163 * to register with the i2c core; The i2c core doesn't have enough
1164 * entries to deal with anything we currently use.
1165 */
1166
1167 pdev->id = iic->bus_num;
1168
1169 dev_info(sm->dev, "registering i2c-%d: sda=%d (%d), scl=%d (%d)\n",
1170 iic->bus_num,
1171 icd->sda_pin, iic->pin_sda, icd->scl_pin, iic->pin_scl);
1172
1173 return sm501_register_device(sm, pdev);
1174}
1175
1176static int sm501_register_gpio_i2c(struct sm501_devdata *sm,
1177 struct sm501_platdata *pdata)
1178{
1179 struct sm501_platdata_gpio_i2c *iic = pdata->gpio_i2c;
1180 int index;
1181 int ret;
1182
1183 for (index = 0; index < pdata->gpio_i2c_nr; index++, iic++) {
1184 ret = sm501_register_gpio_i2c_instance(sm, iic);
1185 if (ret < 0)
1186 return ret;
1187 }
1188
1189 return 0;
1190}
1191
b6d6454f
BD		 1192/* sm501_dbg_regs
1193 *
1194 * Debug attribute to attach to parent device to show core registers
1195*/
1196
1197static ssize_t sm501_dbg_regs(struct device *dev,
1198 struct device_attribute *attr, char *buff)
1199{
1200 struct sm501_devdata *sm = dev_get_drvdata(dev) ;
1201 unsigned int reg;
1202 char *ptr = buff;
1203 int ret;
1204
1205 for (reg = 0x00; reg < 0x70; reg += 4) {
1206 ret = sprintf(ptr, "%08x = %08x\n",
1207 reg, readl(sm->regs + reg));
1208 ptr += ret;
1209 }
1210
1211 return ptr - buff;
1212}
1213
1214
1215static DEVICE_ATTR(dbg_regs, 0666, sm501_dbg_regs, NULL);
1216
1217/* sm501_init_reg
1218 *
1219 * Helper function for the init code to setup a register
5136237b
BD		 1220 *
1221 * clear the bits which are set in r->mask, and then set
1222 * the bits set in r->set.
b6d6454f
BD		 1223*/
1224
1225static inline void sm501_init_reg(struct sm501_devdata *sm,
1226 unsigned long reg,
1227 struct sm501_reg_init *r)
1228{
1229 unsigned long tmp;
1230
1231 tmp = readl(sm->regs + reg);
b6d6454f 1232 tmp &= ~r->mask;
5136237b 1233 tmp |= r->set;
b6d6454f
BD		 1234 writel(tmp, sm->regs + reg);
1235}
1236
1237/* sm501_init_regs
1238 *
1239 * Setup core register values
1240*/
1241
1242static void sm501_init_regs(struct sm501_devdata *sm,
1243 struct sm501_initdata *init)
1244{
1245 sm501_misc_control(sm->dev,
1246 init->misc_control.set,
1247 init->misc_control.mask);
1248
1249 sm501_init_reg(sm, SM501_MISC_TIMING, &init->misc_timing);
1250 sm501_init_reg(sm, SM501_GPIO31_0_CONTROL, &init->gpio_low);
1251 sm501_init_reg(sm, SM501_GPIO63_32_CONTROL, &init->gpio_high);
1252
b6d6454f
BD		 1253 if (init->m1xclk) {
1254 dev_info(sm->dev, "setting M1XCLK to %ld\n", init->m1xclk);
1255 sm501_set_clock(sm->dev, SM501_CLOCK_M1XCLK, init->m1xclk);
1256 }
b5913bbd
BD		 1257
1258 if (init->mclk) {
1259 dev_info(sm->dev, "setting MCLK to %ld\n", init->mclk);
1260 sm501_set_clock(sm->dev, SM501_CLOCK_MCLK, init->mclk);
1261 }
81906221
BD		 1262
1263}
1264
1265/* Check the PLL sources for the M1CLK and M1XCLK
1266 *
1267 * If the M1CLK and M1XCLKs are not sourced from the same PLL, then
1268 * there is a risk (see errata AB-5) that the SM501 will cease proper
1269 * function. If this happens, then it is likely the SM501 will
1270 * hang the system.
1271*/
1272
1273static int sm501_check_clocks(struct sm501_devdata *sm)
1274{
1275 unsigned long pwrmode = readl(sm->regs + SM501_CURRENT_CLOCK);
1276 unsigned long msrc = (pwrmode & SM501_POWERMODE_M_SRC);
1277 unsigned long m1src = (pwrmode & SM501_POWERMODE_M1_SRC);
1278
1279 return ((msrc == 0 && m1src != 0) || (msrc != 0 && m1src == 0));
b6d6454f
BD		 1280}
1281
1282static unsigned int sm501_mem_local[] = {
1283 [0] = 4*1024*1024,
1284 [1] = 8*1024*1024,
1285 [2] = 16*1024*1024,
1286 [3] = 32*1024*1024,
1287 [4] = 64*1024*1024,
1288 [5] = 2*1024*1024,
1289};
1290
1291/* sm501_init_dev
1292 *
1293 * Common init code for an SM501
1294*/
1295
1296static int sm501_init_dev(struct sm501_devdata *sm)
1297{
61711f8f 1298 struct sm501_initdata *idata;
42cd2366 1299 struct sm501_platdata *pdata;
b6d6454f
BD		 1300 resource_size_t mem_avail;
1301 unsigned long dramctrl;
1e27dbe7 1302 unsigned long devid;
b6d6454f
BD		 1303 int ret;
1304
1305 mutex_init(&sm->clock_lock);
1306 spin_lock_init(&sm->reg_lock);
1307
1308 INIT_LIST_HEAD(&sm->devices);
1309
1e27dbe7 1310 devid = readl(sm->regs + SM501_DEVICEID);
b6d6454f 1311
1e27dbe7
BD		 1312 if ((devid & SM501_DEVICEID_IDMASK) != SM501_DEVICEID_SM501) {
1313 dev_err(sm->dev, "incorrect device id %08lx\n", devid);
1314 return -EINVAL;
1315 }
1316
61711f8f
MD		 1317 /* disable irqs */
1318 writel(0, sm->regs + SM501_IRQ_MASK);
1319
1e27dbe7 1320 dramctrl = readl(sm->regs + SM501_DRAM_CONTROL);
b6d6454f
BD		 1321 mem_avail = sm501_mem_local[(dramctrl >> 13) & 0x7];
1322
1e27dbe7
BD		 1323 dev_info(sm->dev, "SM501 At %p: Version %08lx, %ld Mb, IRQ %d\n",
1324 sm->regs, devid, (unsigned long)mem_avail >> 20, sm->irq);
b6d6454f 1325
3149be50
VS		 1326 sm->rev = devid & SM501_DEVICEID_REVMASK;
1327
331d7475 1328 sm501_dump_gate(sm);
b6d6454f
BD		 1329
1330 ret = device_create_file(sm->dev, &dev_attr_dbg_regs);
1331 if (ret)
1332 dev_err(sm->dev, "failed to create debug regs file\n");
1333
1334 sm501_dump_clk(sm);
1335
1336 /* check to see if we have some device initialisation */
1337
42cd2366
BD		 1338 pdata = sm->platdata;
1339 idata = pdata ? pdata->init : NULL;
1340
61711f8f
MD		 1341 if (idata) {
1342 sm501_init_regs(sm, idata);
b6d6454f 1343
61711f8f
MD		 1344 if (idata->devices & SM501_USE_USB_HOST)
1345 sm501_register_usbhost(sm, &mem_avail);
1346 if (idata->devices & (SM501_USE_UART0 | SM501_USE_UART1))
1347 sm501_register_uart(sm, idata->devices);
f61be273
BD		 1348 if (idata->devices & SM501_USE_GPIO)
1349 sm501_register_gpio(sm);
b6d6454f
BD		 1350 }
1351
42cd2366 1352 if (pdata->gpio_i2c != NULL && pdata->gpio_i2c_nr > 0) {
f2999209
BD		 1353 if (!sm501_gpio_isregistered(sm))
1354 dev_err(sm->dev, "no gpio available for i2c gpio.\n");
42cd2366
BD		 1355 else
1356 sm501_register_gpio_i2c(sm, pdata);
1357 }
1358
81906221
BD		 1359 ret = sm501_check_clocks(sm);
1360 if (ret) {
1361 dev_err(sm->dev, "M1X and M clocks sourced from different "
1362 "PLLs\n");
1363 return -EINVAL;
1364 }
1365
b6d6454f
BD		 1366 /* always create a framebuffer */
1367 sm501_register_display(sm, &mem_avail);
1368
1369 return 0;
1370}
1371
1372static int sm501_plat_probe(struct platform_device *dev)
1373{
1374 struct sm501_devdata *sm;
1375 int err;
1376
1377 sm = kzalloc(sizeof(struct sm501_devdata), GFP_KERNEL);
1378 if (sm == NULL) {
1379 dev_err(&dev->dev, "no memory for device data\n");
1380 err = -ENOMEM;
1381 goto err1;
1382 }
1383
1384 sm->dev = &dev->dev;
1385 sm->pdev_id = dev->id;
1386 sm->irq = platform_get_irq(dev, 0);
1387 sm->io_res = platform_get_resource(dev, IORESOURCE_MEM, 1);
1388 sm->mem_res = platform_get_resource(dev, IORESOURCE_MEM, 0);
1389 sm->platdata = dev->dev.platform_data;
1390
1391 if (sm->irq < 0) {
1392 dev_err(&dev->dev, "failed to get irq resource\n");
1393 err = sm->irq;
1394 goto err_res;
1395 }
1396
1397 if (sm->io_res == NULL || sm->mem_res == NULL) {
1398 dev_err(&dev->dev, "failed to get IO resource\n");
1399 err = -ENOENT;
1400 goto err_res;
1401 }
1402
1403 sm->regs_claim = request_mem_region(sm->io_res->start,
1404 0x100, "sm501");
1405
1406 if (sm->regs_claim == NULL) {
1407 dev_err(&dev->dev, "cannot claim registers\n");
1408 err= -EBUSY;
1409 goto err_res;
1410 }
1411
1412 platform_set_drvdata(dev, sm);
1413
1414 sm->regs = ioremap(sm->io_res->start,
1415 (sm->io_res->end - sm->io_res->start) - 1);
1416
1417 if (sm->regs == NULL) {
1418 dev_err(&dev->dev, "cannot remap registers\n");
1419 err = -EIO;
1420 goto err_claim;
1421 }
1422
1423 return sm501_init_dev(sm);
1424
1425 err_claim:
1426 release_resource(sm->regs_claim);
1427 kfree(sm->regs_claim);
1428 err_res:
1429 kfree(sm);
1430 err1:
1431 return err;
1432
1433}
1434
331d7475 1435#ifdef CONFIG_PM
472dba7d 1436
331d7475
BD		 1437/* power management support */
1438
472dba7d
BD		 1439static void sm501_set_power(struct sm501_devdata *sm, int on)
1440{
1441 struct sm501_platdata *pd = sm->platdata;
1442
1443 if (pd == NULL)
1444 return;
1445
1446 if (pd->get_power) {
1447 if (pd->get_power(sm->dev) == on) {
1448 dev_dbg(sm->dev, "is already %d\n", on);
1449 return;
1450 }
1451 }
1452
1453 if (pd->set_power) {
1454 dev_dbg(sm->dev, "setting power to %d\n", on);
1455
1456 pd->set_power(sm->dev, on);
1457 sm501_mdelay(sm, 10);
1458 }
1459}
1460
331d7475
BD		 1461static int sm501_plat_suspend(struct platform_device *pdev, pm_message_t state)
1462{
1463 struct sm501_devdata *sm = platform_get_drvdata(pdev);
1464
1465 sm->in_suspend = 1;
1466 sm->pm_misc = readl(sm->regs + SM501_MISC_CONTROL);
1467
1468 sm501_dump_regs(sm);
472dba7d
BD		 1469
1470 if (sm->platdata) {
1471 if (sm->platdata->flags & SM501_FLAG_SUSPEND_OFF)
1472 sm501_set_power(sm, 0);
1473 }
1474
331d7475
BD		 1475 return 0;
1476}
1477
1478static int sm501_plat_resume(struct platform_device *pdev)
1479{
1480 struct sm501_devdata *sm = platform_get_drvdata(pdev);
1481
472dba7d
BD		 1482 sm501_set_power(sm, 1);
1483
331d7475
BD		 1484 sm501_dump_regs(sm);
1485 sm501_dump_gate(sm);
1486 sm501_dump_clk(sm);
1487
1488 /* check to see if we are in the same state as when suspended */
1489
1490 if (readl(sm->regs + SM501_MISC_CONTROL) != sm->pm_misc) {
1491 dev_info(sm->dev, "SM501_MISC_CONTROL changed over sleep\n");
1492 writel(sm->pm_misc, sm->regs + SM501_MISC_CONTROL);
1493
1494 /* our suspend causes the controller state to change,
1495 * either by something attempting setup, power loss,
1496 * or an external reset event on power change */
1497
1498 if (sm->platdata && sm->platdata->init) {
1499 sm501_init_regs(sm, sm->platdata->init);
1500 }
1501 }
1502
1503 /* dump our state from resume */
1504
1505 sm501_dump_regs(sm);
1506 sm501_dump_clk(sm);
1507
1508 sm->in_suspend = 0;
1509
1510 return 0;
1511}
1512#else
1513#define sm501_plat_suspend NULL
1514#define sm501_plat_resume NULL
1515#endif
1516
b6d6454f
BD		 1517/* Initialisation data for PCI devices */
1518
1519static struct sm501_initdata sm501_pci_initdata = {
1520 .gpio_high = {
1521 .set = 0x3F000000, /* 24bit panel */
1522 .mask = 0x0,
1523 },
1524 .misc_timing = {
1525 .set = 0x010100, /* SDRAM timing */
1526 .mask = 0x1F1F00,
1527 },
1528 .misc_control = {
1529 .set = SM501_MISC_PNL_24BIT,
1530 .mask = 0,
1531 },
1532
1533 .devices = SM501_USE_ALL,
81906221
BD		 1534
1535 /* Errata AB-3 says that 72MHz is the fastest available
1536 * for 33MHZ PCI with proper bus-mastering operation */
1537
1538 .mclk = 72 * MHZ,
1539 .m1xclk = 144 * MHZ,
b6d6454f
BD		 1540};
1541
1542static struct sm501_platdata_fbsub sm501_pdata_fbsub = {
1543 .flags = (SM501FB_FLAG_USE_INIT_MODE |
1544 SM501FB_FLAG_USE_HWCURSOR |
1545 SM501FB_FLAG_USE_HWACCEL |
1546 SM501FB_FLAG_DISABLE_AT_EXIT),
1547};
1548
1549static struct sm501_platdata_fb sm501_fb_pdata = {
1550 .fb_route = SM501_FB_OWN,
1551 .fb_crt = &sm501_pdata_fbsub,
1552 .fb_pnl = &sm501_pdata_fbsub,
1553};
1554
1555static struct sm501_platdata sm501_pci_platdata = {
1556 .init = &sm501_pci_initdata,
1557 .fb = &sm501_fb_pdata,
60e540d6 1558 .gpio_base = -1,
b6d6454f
BD		 1559};
1560
1561static int sm501_pci_probe(struct pci_dev *dev,
1562 const struct pci_device_id *id)
1563{
1564 struct sm501_devdata *sm;
1565 int err;
1566
1567 sm = kzalloc(sizeof(struct sm501_devdata), GFP_KERNEL);
1568 if (sm == NULL) {
1569 dev_err(&dev->dev, "no memory for device data\n");
1570 err = -ENOMEM;
1571 goto err1;
1572 }
1573
1574 /* set a default set of platform data */
1575 dev->dev.platform_data = sm->platdata = &sm501_pci_platdata;
1576
1577 /* set a hopefully unique id for our child platform devices */
1578 sm->pdev_id = 32 + dev->devfn;
1579
1580 pci_set_drvdata(dev, sm);
1581
1582 err = pci_enable_device(dev);
1583 if (err) {
1584 dev_err(&dev->dev, "cannot enable device\n");
1585 goto err2;
1586 }
1587
1588 sm->dev = &dev->dev;
1589 sm->irq = dev->irq;
1590
1591#ifdef __BIG_ENDIAN
1592 /* if the system is big-endian, we most probably have a
1593 * translation in the IO layer making the PCI bus little endian
1594 * so make the framebuffer swapped pixels */
1595
1596 sm501_fb_pdata.flags |= SM501_FBPD_SWAP_FB_ENDIAN;
1597#endif
1598
1599 /* check our resources */
1600
1601 if (!(pci_resource_flags(dev, 0) & IORESOURCE_MEM)) {
1602 dev_err(&dev->dev, "region #0 is not memory?\n");
1603 err = -EINVAL;
1604 goto err3;
1605 }
1606
1607 if (!(pci_resource_flags(dev, 1) & IORESOURCE_MEM)) {
1608 dev_err(&dev->dev, "region #1 is not memory?\n");
1609 err = -EINVAL;
1610 goto err3;
1611 }
1612
1613 /* make our resources ready for sharing */
1614
1615 sm->io_res = &dev->resource[1];
1616 sm->mem_res = &dev->resource[0];
1617
1618 sm->regs_claim = request_mem_region(sm->io_res->start,
1619 0x100, "sm501");
1620 if (sm->regs_claim == NULL) {
1621 dev_err(&dev->dev, "cannot claim registers\n");
1622 err= -EBUSY;
1623 goto err3;
1624 }
1625
1626 sm->regs = ioremap(pci_resource_start(dev, 1),
1627 pci_resource_len(dev, 1));
1628
1629 if (sm->regs == NULL) {
1630 dev_err(&dev->dev, "cannot remap registers\n");
1631 err = -EIO;
1632 goto err4;
1633 }
1634
1635 sm501_init_dev(sm);
1636 return 0;
1637
1638 err4:
1639 release_resource(sm->regs_claim);
1640 kfree(sm->regs_claim);
1641 err3:
1642 pci_disable_device(dev);
1643 err2:
1644 pci_set_drvdata(dev, NULL);
1645 kfree(sm);
1646 err1:
1647 return err;
1648}
1649
1650static void sm501_remove_sub(struct sm501_devdata *sm,
1651 struct sm501_device *smdev)
1652{
1653 list_del(&smdev->list);
1654 platform_device_unregister(&smdev->pdev);
1655}
1656
1657static void sm501_dev_remove(struct sm501_devdata *sm)
1658{
1659 struct sm501_device *smdev, *tmp;
1660
1661 list_for_each_entry_safe(smdev, tmp, &sm->devices, list)
1662 sm501_remove_sub(sm, smdev);
1663
1664 device_remove_file(sm->dev, &dev_attr_dbg_regs);
f61be273 1665
f2999209 1666 sm501_gpio_remove(sm);
b6d6454f
BD		 1667}
1668
1669static void sm501_pci_remove(struct pci_dev *dev)
1670{
1671 struct sm501_devdata *sm = pci_get_drvdata(dev);
1672
1673 sm501_dev_remove(sm);
1674 iounmap(sm->regs);
1675
1676 release_resource(sm->regs_claim);
1677 kfree(sm->regs_claim);
1678
1679 pci_set_drvdata(dev, NULL);
1680 pci_disable_device(dev);
1681}
1682
1683static int sm501_plat_remove(struct platform_device *dev)
1684{
1685 struct sm501_devdata *sm = platform_get_drvdata(dev);
1686
1687 sm501_dev_remove(sm);
1688 iounmap(sm->regs);
1689
1690 release_resource(sm->regs_claim);
1691 kfree(sm->regs_claim);
1692
1693 return 0;
1694}
1695
1696static struct pci_device_id sm501_pci_tbl[] = {
1697 { 0x126f, 0x0501, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
1698 { 0, },
1699};
1700
1701MODULE_DEVICE_TABLE(pci, sm501_pci_tbl);
1702
1703static struct pci_driver sm501_pci_drv = {
1704 .name = "sm501",
1705 .id_table = sm501_pci_tbl,
1706 .probe = sm501_pci_probe,
1707 .remove = sm501_pci_remove,
1708};
1709
4f46d6e7
KS		 1710MODULE_ALIAS("platform:sm501");
1711
b6d6454f
BD		 1712static struct platform_driver sm501_plat_drv = {
1713 .driver = {
1714 .name = "sm501",
1715 .owner = THIS_MODULE,
1716 },
1717 .probe = sm501_plat_probe,
1718 .remove = sm501_plat_remove,
331d7475
BD		 1719 .suspend = sm501_plat_suspend,
1720 .resume = sm501_plat_resume,
b6d6454f
BD		 1721};
1722
1723static int __init sm501_base_init(void)
1724{
1725 platform_driver_register(&sm501_plat_drv);
f15e66b9 1726 return pci_register_driver(&sm501_pci_drv);
b6d6454f
BD		 1727}
1728
1729static void __exit sm501_base_exit(void)
1730{
1731 platform_driver_unregister(&sm501_plat_drv);
1732 pci_unregister_driver(&sm501_pci_drv);
1733}
1734
1735module_init(sm501_base_init);
1736module_exit(sm501_base_exit);
1737
1738MODULE_DESCRIPTION("SM501 Core Driver");
1739MODULE_AUTHOR("Ben Dooks <ben@simtec.co.uk>, Vincent Sanders");
1740MODULE_LICENSE("GPL v2");
Linux 6.x block layer and io_uring tree(s)