projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge git://git.kernel.org/pub/scm/linux/kernel/git/agk/linux-2.6-dm
[linux-2.6-block.git] / drivers / mfd / ab8500-core.c
CommitLineData
62579266
RV		 1/*
2 * Copyright (C) ST-Ericsson SA 2010
3 *
4 * License Terms: GNU General Public License v2
5 * Author: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com>
6 * Author: Rabin Vincent <rabin.vincent@stericsson.com>
adceed62 7 * Author: Mattias Wallin <mattias.wallin@stericsson.com>
62579266
RV		 8 */
9
10#include <linux/kernel.h>
11#include <linux/slab.h>
12#include <linux/init.h>
13#include <linux/irq.h>
14#include <linux/delay.h>
15#include <linux/interrupt.h>
16#include <linux/module.h>
17#include <linux/platform_device.h>
18#include <linux/mfd/core.h>
47c16975 19#include <linux/mfd/abx500.h>
62579266 20#include <linux/mfd/ab8500.h>
549931f9 21#include <linux/regulator/ab8500.h>
62579266
RV		 22
23/*
24 * Interrupt register offsets
25 * Bank : 0x0E
26 */
47c16975
MW		 27#define AB8500_IT_SOURCE1_REG 0x00
28#define AB8500_IT_SOURCE2_REG 0x01
29#define AB8500_IT_SOURCE3_REG 0x02
30#define AB8500_IT_SOURCE4_REG 0x03
31#define AB8500_IT_SOURCE5_REG 0x04
32#define AB8500_IT_SOURCE6_REG 0x05
33#define AB8500_IT_SOURCE7_REG 0x06
34#define AB8500_IT_SOURCE8_REG 0x07
35#define AB8500_IT_SOURCE19_REG 0x12
36#define AB8500_IT_SOURCE20_REG 0x13
37#define AB8500_IT_SOURCE21_REG 0x14
38#define AB8500_IT_SOURCE22_REG 0x15
39#define AB8500_IT_SOURCE23_REG 0x16
40#define AB8500_IT_SOURCE24_REG 0x17
62579266
RV		 41
42/*
43 * latch registers
44 */
47c16975
MW		 45#define AB8500_IT_LATCH1_REG 0x20
46#define AB8500_IT_LATCH2_REG 0x21
47#define AB8500_IT_LATCH3_REG 0x22
48#define AB8500_IT_LATCH4_REG 0x23
49#define AB8500_IT_LATCH5_REG 0x24
50#define AB8500_IT_LATCH6_REG 0x25
51#define AB8500_IT_LATCH7_REG 0x26
52#define AB8500_IT_LATCH8_REG 0x27
53#define AB8500_IT_LATCH9_REG 0x28
54#define AB8500_IT_LATCH10_REG 0x29
92d50a41 55#define AB8500_IT_LATCH12_REG 0x2B
47c16975
MW		 56#define AB8500_IT_LATCH19_REG 0x32
57#define AB8500_IT_LATCH20_REG 0x33
58#define AB8500_IT_LATCH21_REG 0x34
59#define AB8500_IT_LATCH22_REG 0x35
60#define AB8500_IT_LATCH23_REG 0x36
61#define AB8500_IT_LATCH24_REG 0x37
62579266
RV		 62
63/*
64 * mask registers
65 */
66
47c16975
MW		 67#define AB8500_IT_MASK1_REG 0x40
68#define AB8500_IT_MASK2_REG 0x41
69#define AB8500_IT_MASK3_REG 0x42
70#define AB8500_IT_MASK4_REG 0x43
71#define AB8500_IT_MASK5_REG 0x44
72#define AB8500_IT_MASK6_REG 0x45
73#define AB8500_IT_MASK7_REG 0x46
74#define AB8500_IT_MASK8_REG 0x47
75#define AB8500_IT_MASK9_REG 0x48
76#define AB8500_IT_MASK10_REG 0x49
77#define AB8500_IT_MASK11_REG 0x4A
78#define AB8500_IT_MASK12_REG 0x4B
79#define AB8500_IT_MASK13_REG 0x4C
80#define AB8500_IT_MASK14_REG 0x4D
81#define AB8500_IT_MASK15_REG 0x4E
82#define AB8500_IT_MASK16_REG 0x4F
83#define AB8500_IT_MASK17_REG 0x50
84#define AB8500_IT_MASK18_REG 0x51
85#define AB8500_IT_MASK19_REG 0x52
86#define AB8500_IT_MASK20_REG 0x53
87#define AB8500_IT_MASK21_REG 0x54
88#define AB8500_IT_MASK22_REG 0x55
89#define AB8500_IT_MASK23_REG 0x56
90#define AB8500_IT_MASK24_REG 0x57
91
92#define AB8500_REV_REG 0x80
e5c238c3 93#define AB8500_SWITCH_OFF_STATUS 0x00
62579266
RV		 94
95/*
96 * Map interrupt numbers to the LATCH and MASK register offsets, Interrupt
97 * numbers are indexed into this array with (num / 8).
98 *
99 * This is one off from the register names, i.e. AB8500_IT_MASK1_REG is at
100 * offset 0.
101 */
102static const int ab8500_irq_regoffset[AB8500_NUM_IRQ_REGS] = {
92d50a41 103 0, 1, 2, 3, 4, 6, 7, 8, 9, 11, 18, 19, 20, 21,
62579266
RV		 104};
105
47c16975
MW		 106static int ab8500_get_chip_id(struct device *dev)
107{
6bce7bf1
MW		 108 struct ab8500 *ab8500;
109
110 if (!dev)
111 return -EINVAL;
112 ab8500 = dev_get_drvdata(dev->parent);
113 return ab8500 ? (int)ab8500->chip_id : -EINVAL;
47c16975
MW		 114}
115
116static int set_register_interruptible(struct ab8500 *ab8500, u8 bank,
117 u8 reg, u8 data)
62579266
RV		 118{
119 int ret;
47c16975
MW		 120 /*
121 * Put the u8 bank and u8 register together into a an u16.
122 * The bank on higher 8 bits and register in lower 8 bits.
123 * */
124 u16 addr = ((u16)bank) << 8 | reg;
62579266
RV		 125
126 dev_vdbg(ab8500->dev, "wr: addr %#x <= %#x\n", addr, data);
127
47c16975
MW		 128 ret = mutex_lock_interruptible(&ab8500->lock);
129 if (ret)
130 return ret;
131
62579266
RV		 132 ret = ab8500->write(ab8500, addr, data);
133 if (ret < 0)
134 dev_err(ab8500->dev, "failed to write reg %#x: %d\n",
135 addr, ret);
47c16975 136 mutex_unlock(&ab8500->lock);
62579266
RV		 137
138 return ret;
139}
140
47c16975
MW		 141static int ab8500_set_register(struct device *dev, u8 bank,
142 u8 reg, u8 value)
62579266 143{
47c16975 144 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
62579266 145
47c16975 146 return set_register_interruptible(ab8500, bank, reg, value);
62579266 147}
62579266 148
47c16975
MW		 149static int get_register_interruptible(struct ab8500 *ab8500, u8 bank,
150 u8 reg, u8 *value)
62579266
RV		 151{
152 int ret;
47c16975
MW		 153 /* put the u8 bank and u8 reg together into a an u16.
154 * bank on higher 8 bits and reg in lower */
155 u16 addr = ((u16)bank) << 8 | reg;
156
157 ret = mutex_lock_interruptible(&ab8500->lock);
158 if (ret)
159 return ret;
62579266
RV		 160
161 ret = ab8500->read(ab8500, addr);
162 if (ret < 0)
163 dev_err(ab8500->dev, "failed to read reg %#x: %d\n",
164 addr, ret);
47c16975
MW		 165 else
166 *value = ret;
62579266 167
47c16975 168 mutex_unlock(&ab8500->lock);
62579266
RV		 169 dev_vdbg(ab8500->dev, "rd: addr %#x => data %#x\n", addr, ret);
170
171 return ret;
172}
173
47c16975
MW		 174static int ab8500_get_register(struct device *dev, u8 bank,
175 u8 reg, u8 *value)
62579266 176{
47c16975 177 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
62579266 178
47c16975 179 return get_register_interruptible(ab8500, bank, reg, value);
62579266 180}
47c16975
MW		 181
182static int mask_and_set_register_interruptible(struct ab8500 *ab8500, u8 bank,
183 u8 reg, u8 bitmask, u8 bitvalues)
62579266
RV		 184{
185 int ret;
47c16975
MW		 186 u8 data;
187 /* put the u8 bank and u8 reg together into a an u16.
188 * bank on higher 8 bits and reg in lower */
189 u16 addr = ((u16)bank) << 8 | reg;
62579266 190
47c16975
MW		 191 ret = mutex_lock_interruptible(&ab8500->lock);
192 if (ret)
193 return ret;
62579266 194
47c16975
MW		 195 ret = ab8500->read(ab8500, addr);
196 if (ret < 0) {
197 dev_err(ab8500->dev, "failed to read reg %#x: %d\n",
198 addr, ret);
62579266 199 goto out;
47c16975 200 }
62579266 201
47c16975
MW		 202 data = (u8)ret;
203 data = (~bitmask & data) | (bitmask & bitvalues);
62579266 204
47c16975
MW		 205 ret = ab8500->write(ab8500, addr, data);
206 if (ret < 0)
207 dev_err(ab8500->dev, "failed to write reg %#x: %d\n",
208 addr, ret);
62579266 209
47c16975 210 dev_vdbg(ab8500->dev, "mask: addr %#x => data %#x\n", addr, data);
62579266
RV		 211out:
212 mutex_unlock(&ab8500->lock);
213 return ret;
214}
47c16975
MW		 215
216static int ab8500_mask_and_set_register(struct device *dev,
217 u8 bank, u8 reg, u8 bitmask, u8 bitvalues)
218{
219 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
220
221 return mask_and_set_register_interruptible(ab8500, bank, reg,
222 bitmask, bitvalues);
223
224}
225
226static struct abx500_ops ab8500_ops = {
227 .get_chip_id = ab8500_get_chip_id,
228 .get_register = ab8500_get_register,
229 .set_register = ab8500_set_register,
230 .get_register_page = NULL,
231 .set_register_page = NULL,
232 .mask_and_set_register = ab8500_mask_and_set_register,
233 .event_registers_startup_state_get = NULL,
234 .startup_irq_enabled = NULL,
235};
62579266 236
9505a0a0 237static void ab8500_irq_lock(struct irq_data *data)
62579266 238{
9505a0a0 239 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
62579266
RV		 240
241 mutex_lock(&ab8500->irq_lock);
242}
243
9505a0a0 244static void ab8500_irq_sync_unlock(struct irq_data *data)
62579266 245{
9505a0a0 246 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
62579266
RV		 247 int i;
248
249 for (i = 0; i < AB8500_NUM_IRQ_REGS; i++) {
250 u8 old = ab8500->oldmask[i];
251 u8 new = ab8500->mask[i];
252 int reg;
253
254 if (new == old)
255 continue;
256
863dde5b
LW		 257 /* Interrupt register 12 doesn't exist prior to version 2.0 */
258 if (ab8500_irq_regoffset[i] == 11 &&
259 ab8500->chip_id < AB8500_CUT2P0)
92d50a41
MW		 260 continue;
261
62579266
RV		 262 ab8500->oldmask[i] = new;
263
264 reg = AB8500_IT_MASK1_REG + ab8500_irq_regoffset[i];
47c16975 265 set_register_interruptible(ab8500, AB8500_INTERRUPT, reg, new);
62579266
RV		 266 }
267
268 mutex_unlock(&ab8500->irq_lock);
269}
270
9505a0a0 271static void ab8500_irq_mask(struct irq_data *data)
62579266 272{
9505a0a0
MB		 273 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
274 int offset = data->irq - ab8500->irq_base;
62579266
RV		 275 int index = offset / 8;
276 int mask = 1 << (offset % 8);
277
278 ab8500->mask[index] |= mask;
279}
280
9505a0a0 281static void ab8500_irq_unmask(struct irq_data *data)
62579266 282{
9505a0a0
MB		 283 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
284 int offset = data->irq - ab8500->irq_base;
62579266
RV		 285 int index = offset / 8;
286 int mask = 1 << (offset % 8);
287
288 ab8500->mask[index] &= ~mask;
289}
290
291static struct irq_chip ab8500_irq_chip = {
292 .name = "ab8500",
9505a0a0
MB		 293 .irq_bus_lock = ab8500_irq_lock,
294 .irq_bus_sync_unlock = ab8500_irq_sync_unlock,
295 .irq_mask = ab8500_irq_mask,
296 .irq_unmask = ab8500_irq_unmask,
62579266
RV		 297};
298
299static irqreturn_t ab8500_irq(int irq, void *dev)
300{
301 struct ab8500 *ab8500 = dev;
302 int i;
303
304 dev_vdbg(ab8500->dev, "interrupt\n");
305
306 for (i = 0; i < AB8500_NUM_IRQ_REGS; i++) {
307 int regoffset = ab8500_irq_regoffset[i];
308 int status;
47c16975 309 u8 value;
62579266 310
863dde5b
LW		 311 /* Interrupt register 12 doesn't exist prior to version 2.0 */
312 if (regoffset == 11 && ab8500->chip_id < AB8500_CUT2P0)
92d50a41
MW		 313 continue;
314
47c16975
MW		 315 status = get_register_interruptible(ab8500, AB8500_INTERRUPT,
316 AB8500_IT_LATCH1_REG + regoffset, &value);
317 if (status < 0 || value == 0)
62579266
RV		 318 continue;
319
320 do {
88aec4f7 321 int bit = __ffs(value);
62579266
RV		 322 int line = i * 8 + bit;
323
324 handle_nested_irq(ab8500->irq_base + line);
47c16975
MW		 325 value &= ~(1 << bit);
326 } while (value);
62579266
RV		 327 }
328
329 return IRQ_HANDLED;
330}
331
332static int ab8500_irq_init(struct ab8500 *ab8500)
333{
334 int base = ab8500->irq_base;
335 int irq;
336
337 for (irq = base; irq < base + AB8500_NR_IRQS; irq++) {
d5bb1221
TG		 338 irq_set_chip_data(irq, ab8500);
339 irq_set_chip_and_handler(irq, &ab8500_irq_chip,
62579266 340 handle_simple_irq);
d5bb1221 341 irq_set_nested_thread(irq, 1);
62579266
RV		 342#ifdef CONFIG_ARM
343 set_irq_flags(irq, IRQF_VALID);
344#else
d5bb1221 345 irq_set_noprobe(irq);
62579266
RV		 346#endif
347 }
348
349 return 0;
350}
351
352static void ab8500_irq_remove(struct ab8500 *ab8500)
353{
354 int base = ab8500->irq_base;
355 int irq;
356
357 for (irq = base; irq < base + AB8500_NR_IRQS; irq++) {
358#ifdef CONFIG_ARM
359 set_irq_flags(irq, 0);
360#endif
d5bb1221
TG		 361 irq_set_chip_and_handler(irq, NULL, NULL);
362 irq_set_chip_data(irq, NULL);
62579266
RV		 363 }
364}
365
5cef8df5 366static struct resource __devinitdata ab8500_gpio_resources[] = {
0cb3fcd7
BB		 367 {
368 .name = "GPIO_INT6",
369 .start = AB8500_INT_GPIO6R,
370 .end = AB8500_INT_GPIO41F,
371 .flags = IORESOURCE_IRQ,
372 }
373};
374
5cef8df5 375static struct resource __devinitdata ab8500_gpadc_resources[] = {
62579266
RV		 376 {
377 .name = "HW_CONV_END",
378 .start = AB8500_INT_GP_HW_ADC_CONV_END,
379 .end = AB8500_INT_GP_HW_ADC_CONV_END,
380 .flags = IORESOURCE_IRQ,
381 },
382 {
383 .name = "SW_CONV_END",
384 .start = AB8500_INT_GP_SW_ADC_CONV_END,
385 .end = AB8500_INT_GP_SW_ADC_CONV_END,
386 .flags = IORESOURCE_IRQ,
387 },
388};
389
5cef8df5 390static struct resource __devinitdata ab8500_rtc_resources[] = {
62579266
RV		 391 {
392 .name = "60S",
393 .start = AB8500_INT_RTC_60S,
394 .end = AB8500_INT_RTC_60S,
395 .flags = IORESOURCE_IRQ,
396 },
397 {
398 .name = "ALARM",
399 .start = AB8500_INT_RTC_ALARM,
400 .end = AB8500_INT_RTC_ALARM,
401 .flags = IORESOURCE_IRQ,
402 },
403};
404
5cef8df5 405static struct resource __devinitdata ab8500_poweronkey_db_resources[] = {
77686517
SI		 406 {
407 .name = "ONKEY_DBF",
408 .start = AB8500_INT_PON_KEY1DB_F,
409 .end = AB8500_INT_PON_KEY1DB_F,
410 .flags = IORESOURCE_IRQ,
411 },
412 {
413 .name = "ONKEY_DBR",
414 .start = AB8500_INT_PON_KEY1DB_R,
415 .end = AB8500_INT_PON_KEY1DB_R,
416 .flags = IORESOURCE_IRQ,
417 },
418};
419
6af75ecd 420static struct resource __devinitdata ab8500_av_acc_detect_resources[] = {
e098aded 421 {
6af75ecd
LW		 422 .name = "ACC_DETECT_1DB_F",
423 .start = AB8500_INT_ACC_DETECT_1DB_F,
424 .end = AB8500_INT_ACC_DETECT_1DB_F,
425 .flags = IORESOURCE_IRQ,
e098aded
MW		 426 },
427 {
6af75ecd
LW		 428 .name = "ACC_DETECT_1DB_R",
429 .start = AB8500_INT_ACC_DETECT_1DB_R,
430 .end = AB8500_INT_ACC_DETECT_1DB_R,
431 .flags = IORESOURCE_IRQ,
432 },
433 {
434 .name = "ACC_DETECT_21DB_F",
435 .start = AB8500_INT_ACC_DETECT_21DB_F,
436 .end = AB8500_INT_ACC_DETECT_21DB_F,
437 .flags = IORESOURCE_IRQ,
438 },
439 {
440 .name = "ACC_DETECT_21DB_R",
441 .start = AB8500_INT_ACC_DETECT_21DB_R,
442 .end = AB8500_INT_ACC_DETECT_21DB_R,
443 .flags = IORESOURCE_IRQ,
444 },
445 {
446 .name = "ACC_DETECT_22DB_F",
447 .start = AB8500_INT_ACC_DETECT_22DB_F,
448 .end = AB8500_INT_ACC_DETECT_22DB_F,
449 .flags = IORESOURCE_IRQ,
e098aded 450 },
6af75ecd
LW		 451 {
452 .name = "ACC_DETECT_22DB_R",
453 .start = AB8500_INT_ACC_DETECT_22DB_R,
454 .end = AB8500_INT_ACC_DETECT_22DB_R,
455 .flags = IORESOURCE_IRQ,
456 },
457};
458
459static struct resource __devinitdata ab8500_charger_resources[] = {
e098aded
MW		 460 {
461 .name = "MAIN_CH_UNPLUG_DET",
462 .start = AB8500_INT_MAIN_CH_UNPLUG_DET,
463 .end = AB8500_INT_MAIN_CH_UNPLUG_DET,
464 .flags = IORESOURCE_IRQ,
465 },
466 {
467 .name = "MAIN_CHARGE_PLUG_DET",
468 .start = AB8500_INT_MAIN_CH_PLUG_DET,
469 .end = AB8500_INT_MAIN_CH_PLUG_DET,
470 .flags = IORESOURCE_IRQ,
471 },
e098aded
MW		 472 {
473 .name = "VBUS_DET_R",
474 .start = AB8500_INT_VBUS_DET_R,
475 .end = AB8500_INT_VBUS_DET_R,
476 .flags = IORESOURCE_IRQ,
477 },
478 {
6af75ecd
LW		 479 .name = "VBUS_DET_F",
480 .start = AB8500_INT_VBUS_DET_F,
481 .end = AB8500_INT_VBUS_DET_F,
e098aded
MW		 482 .flags = IORESOURCE_IRQ,
483 },
484 {
6af75ecd
LW		 485 .name = "USB_LINK_STATUS",
486 .start = AB8500_INT_USB_LINK_STATUS,
487 .end = AB8500_INT_USB_LINK_STATUS,
488 .flags = IORESOURCE_IRQ,
489 },
490 {
491 .name = "USB_CHARGE_DET_DONE",
492 .start = AB8500_INT_USB_CHG_DET_DONE,
493 .end = AB8500_INT_USB_CHG_DET_DONE,
e098aded
MW		 494 .flags = IORESOURCE_IRQ,
495 },
496 {
497 .name = "VBUS_OVV",
498 .start = AB8500_INT_VBUS_OVV,
499 .end = AB8500_INT_VBUS_OVV,
500 .flags = IORESOURCE_IRQ,
501 },
502 {
6af75ecd
LW		 503 .name = "USB_CH_TH_PROT_R",
504 .start = AB8500_INT_USB_CH_TH_PROT_R,
505 .end = AB8500_INT_USB_CH_TH_PROT_R,
e098aded
MW		 506 .flags = IORESOURCE_IRQ,
507 },
508 {
6af75ecd
LW		 509 .name = "USB_CH_TH_PROT_F",
510 .start = AB8500_INT_USB_CH_TH_PROT_F,
511 .end = AB8500_INT_USB_CH_TH_PROT_F,
e098aded
MW		 512 .flags = IORESOURCE_IRQ,
513 },
514 {
6af75ecd
LW		 515 .name = "MAIN_EXT_CH_NOT_OK",
516 .start = AB8500_INT_MAIN_EXT_CH_NOT_OK,
517 .end = AB8500_INT_MAIN_EXT_CH_NOT_OK,
518 .flags = IORESOURCE_IRQ,
519 },
520 {
521 .name = "MAIN_CH_TH_PROT_R",
522 .start = AB8500_INT_MAIN_CH_TH_PROT_R,
523 .end = AB8500_INT_MAIN_CH_TH_PROT_R,
524 .flags = IORESOURCE_IRQ,
525 },
526 {
527 .name = "MAIN_CH_TH_PROT_F",
528 .start = AB8500_INT_MAIN_CH_TH_PROT_F,
529 .end = AB8500_INT_MAIN_CH_TH_PROT_F,
530 .flags = IORESOURCE_IRQ,
531 },
532 {
533 .name = "USB_CHARGER_NOT_OKR",
534 .start = AB8500_INT_USB_CHARGER_NOT_OK,
535 .end = AB8500_INT_USB_CHARGER_NOT_OK,
536 .flags = IORESOURCE_IRQ,
537 },
538 {
539 .name = "USB_CHARGER_NOT_OKF",
540 .start = AB8500_INT_USB_CHARGER_NOT_OKF,
541 .end = AB8500_INT_USB_CHARGER_NOT_OKF,
542 .flags = IORESOURCE_IRQ,
543 },
544 {
545 .name = "CH_WD_EXP",
546 .start = AB8500_INT_CH_WD_EXP,
547 .end = AB8500_INT_CH_WD_EXP,
548 .flags = IORESOURCE_IRQ,
549 },
550};
551
552static struct resource __devinitdata ab8500_btemp_resources[] = {
553 {
554 .name = "BAT_CTRL_INDB",
555 .start = AB8500_INT_BAT_CTRL_INDB,
556 .end = AB8500_INT_BAT_CTRL_INDB,
e098aded
MW		 557 .flags = IORESOURCE_IRQ,
558 },
559 {
560 .name = "BTEMP_LOW",
561 .start = AB8500_INT_BTEMP_LOW,
562 .end = AB8500_INT_BTEMP_LOW,
563 .flags = IORESOURCE_IRQ,
564 },
565 {
566 .name = "BTEMP_HIGH",
567 .start = AB8500_INT_BTEMP_HIGH,
568 .end = AB8500_INT_BTEMP_HIGH,
569 .flags = IORESOURCE_IRQ,
570 },
571 {
6af75ecd
LW		 572 .name = "BTEMP_LOW_MEDIUM",
573 .start = AB8500_INT_BTEMP_LOW_MEDIUM,
574 .end = AB8500_INT_BTEMP_LOW_MEDIUM,
e098aded
MW		 575 .flags = IORESOURCE_IRQ,
576 },
577 {
6af75ecd
LW		 578 .name = "BTEMP_MEDIUM_HIGH",
579 .start = AB8500_INT_BTEMP_MEDIUM_HIGH,
580 .end = AB8500_INT_BTEMP_MEDIUM_HIGH,
e098aded
MW		 581 .flags = IORESOURCE_IRQ,
582 },
6af75ecd
LW		 583};
584
585static struct resource __devinitdata ab8500_fg_resources[] = {
e098aded 586 {
6af75ecd
LW		 587 .name = "NCONV_ACCU",
588 .start = AB8500_INT_CCN_CONV_ACC,
589 .end = AB8500_INT_CCN_CONV_ACC,
e098aded
MW		 590 .flags = IORESOURCE_IRQ,
591 },
592 {
6af75ecd
LW		 593 .name = "BATT_OVV",
594 .start = AB8500_INT_BATT_OVV,
595 .end = AB8500_INT_BATT_OVV,
e098aded
MW		 596 .flags = IORESOURCE_IRQ,
597 },
598 {
6af75ecd
LW		 599 .name = "LOW_BAT_F",
600 .start = AB8500_INT_LOW_BAT_F,
601 .end = AB8500_INT_LOW_BAT_F,
602 .flags = IORESOURCE_IRQ,
603 },
604 {
605 .name = "LOW_BAT_R",
606 .start = AB8500_INT_LOW_BAT_R,
607 .end = AB8500_INT_LOW_BAT_R,
608 .flags = IORESOURCE_IRQ,
609 },
610 {
611 .name = "CC_INT_CALIB",
612 .start = AB8500_INT_CC_INT_CALIB,
613 .end = AB8500_INT_CC_INT_CALIB,
e098aded
MW		 614 .flags = IORESOURCE_IRQ,
615 },
616};
617
6af75ecd
LW		 618static struct resource __devinitdata ab8500_chargalg_resources[] = {};
619
5cef8df5 620static struct resource __devinitdata ab8500_debug_resources[] = {
e098aded
MW		 621 {
622 .name = "IRQ_FIRST",
623 .start = AB8500_INT_MAIN_EXT_CH_NOT_OK,
624 .end = AB8500_INT_MAIN_EXT_CH_NOT_OK,
625 .flags = IORESOURCE_IRQ,
626 },
627 {
628 .name = "IRQ_LAST",
629 .start = AB8500_INT_USB_CHARGER_NOT_OKF,
630 .end = AB8500_INT_USB_CHARGER_NOT_OKF,
631 .flags = IORESOURCE_IRQ,
632 },
633};
634
5cef8df5 635static struct resource __devinitdata ab8500_usb_resources[] = {
e098aded
MW		 636 {
637 .name = "ID_WAKEUP_R",
638 .start = AB8500_INT_ID_WAKEUP_R,
639 .end = AB8500_INT_ID_WAKEUP_R,
640 .flags = IORESOURCE_IRQ,
641 },
642 {
643 .name = "ID_WAKEUP_F",
644 .start = AB8500_INT_ID_WAKEUP_F,
645 .end = AB8500_INT_ID_WAKEUP_F,
646 .flags = IORESOURCE_IRQ,
647 },
648 {
649 .name = "VBUS_DET_F",
650 .start = AB8500_INT_VBUS_DET_F,
651 .end = AB8500_INT_VBUS_DET_F,
652 .flags = IORESOURCE_IRQ,
653 },
654 {
655 .name = "VBUS_DET_R",
656 .start = AB8500_INT_VBUS_DET_R,
657 .end = AB8500_INT_VBUS_DET_R,
658 .flags = IORESOURCE_IRQ,
659 },
92d50a41
MW		 660 {
661 .name = "USB_LINK_STATUS",
662 .start = AB8500_INT_USB_LINK_STATUS,
663 .end = AB8500_INT_USB_LINK_STATUS,
664 .flags = IORESOURCE_IRQ,
665 },
6af75ecd
LW		 666 {
667 .name = "USB_ADP_PROBE_PLUG",
668 .start = AB8500_INT_ADP_PROBE_PLUG,
669 .end = AB8500_INT_ADP_PROBE_PLUG,
670 .flags = IORESOURCE_IRQ,
671 },
672 {
673 .name = "USB_ADP_PROBE_UNPLUG",
674 .start = AB8500_INT_ADP_PROBE_UNPLUG,
675 .end = AB8500_INT_ADP_PROBE_UNPLUG,
676 .flags = IORESOURCE_IRQ,
677 },
e098aded
MW		 678};
679
5cef8df5 680static struct resource __devinitdata ab8500_temp_resources[] = {
e098aded
MW		 681 {
682 .name = "AB8500_TEMP_WARM",
683 .start = AB8500_INT_TEMP_WARM,
684 .end = AB8500_INT_TEMP_WARM,
685 .flags = IORESOURCE_IRQ,
686 },
687};
688
5cef8df5 689static struct mfd_cell __devinitdata ab8500_devs[] = {
5814fc35
MW		 690#ifdef CONFIG_DEBUG_FS
691 {
692 .name = "ab8500-debug",
e098aded
MW		 693 .num_resources = ARRAY_SIZE(ab8500_debug_resources),
694 .resources = ab8500_debug_resources,
5814fc35
MW		 695 },
696#endif
e098aded
MW		 697 {
698 .name = "ab8500-sysctrl",
699 },
700 {
701 .name = "ab8500-regulator",
702 },
0cb3fcd7
BB		 703 {
704 .name = "ab8500-gpio",
705 .num_resources = ARRAY_SIZE(ab8500_gpio_resources),
706 .resources = ab8500_gpio_resources,
707 },
62579266
RV		 708 {
709 .name = "ab8500-gpadc",
710 .num_resources = ARRAY_SIZE(ab8500_gpadc_resources),
711 .resources = ab8500_gpadc_resources,
712 },
713 {
714 .name = "ab8500-rtc",
715 .num_resources = ARRAY_SIZE(ab8500_rtc_resources),
716 .resources = ab8500_rtc_resources,
717 },
e098aded 718 {
6af75ecd
LW		 719 .name = "ab8500-charger",
720 .num_resources = ARRAY_SIZE(ab8500_charger_resources),
721 .resources = ab8500_charger_resources,
722 },
723 {
724 .name = "ab8500-btemp",
725 .num_resources = ARRAY_SIZE(ab8500_btemp_resources),
726 .resources = ab8500_btemp_resources,
727 },
728 {
729 .name = "ab8500-fg",
730 .num_resources = ARRAY_SIZE(ab8500_fg_resources),
731 .resources = ab8500_fg_resources,
732 },
733 {
734 .name = "ab8500-chargalg",
735 .num_resources = ARRAY_SIZE(ab8500_chargalg_resources),
736 .resources = ab8500_chargalg_resources,
737 },
738 {
739 .name = "ab8500-acc-det",
740 .num_resources = ARRAY_SIZE(ab8500_av_acc_detect_resources),
741 .resources = ab8500_av_acc_detect_resources,
742 },
743 {
744 .name = "ab8500-codec",
e098aded 745 },
e098aded
MW		 746 {
747 .name = "ab8500-usb",
748 .num_resources = ARRAY_SIZE(ab8500_usb_resources),
749 .resources = ab8500_usb_resources,
750 },
751 {
752 .name = "ab8500-poweron-key",
753 .num_resources = ARRAY_SIZE(ab8500_poweronkey_db_resources),
754 .resources = ab8500_poweronkey_db_resources,
755 },
f0f05b1c
AM		 756 {
757 .name = "ab8500-pwm",
758 .id = 1,
759 },
760 {
761 .name = "ab8500-pwm",
762 .id = 2,
763 },
764 {
765 .name = "ab8500-pwm",
766 .id = 3,
767 },
e098aded 768 { .name = "ab8500-leds", },
77686517 769 {
e098aded
MW		 770 .name = "ab8500-denc",
771 },
772 {
773 .name = "ab8500-temp",
774 .num_resources = ARRAY_SIZE(ab8500_temp_resources),
775 .resources = ab8500_temp_resources,
77686517 776 },
62579266
RV		 777};
778
cca69b67
MW		 779static ssize_t show_chip_id(struct device *dev,
780 struct device_attribute *attr, char *buf)
781{
782 struct ab8500 *ab8500;
783
784 ab8500 = dev_get_drvdata(dev);
785 return sprintf(buf, "%#x\n", ab8500 ? ab8500->chip_id : -EINVAL);
786}
787
e5c238c3
MW		 788/*
789 * ab8500 has switched off due to (SWITCH_OFF_STATUS):
790 * 0x01 Swoff bit programming
791 * 0x02 Thermal protection activation
792 * 0x04 Vbat lower then BattOk falling threshold
793 * 0x08 Watchdog expired
794 * 0x10 Non presence of 32kHz clock
795 * 0x20 Battery level lower than power on reset threshold
796 * 0x40 Power on key 1 pressed longer than 10 seconds
797 * 0x80 DB8500 thermal shutdown
798 */
799static ssize_t show_switch_off_status(struct device *dev,
800 struct device_attribute *attr, char *buf)
801{
802 int ret;
803 u8 value;
804 struct ab8500 *ab8500;
805
806 ab8500 = dev_get_drvdata(dev);
807 ret = get_register_interruptible(ab8500, AB8500_RTC,
808 AB8500_SWITCH_OFF_STATUS, &value);
809 if (ret < 0)
810 return ret;
811 return sprintf(buf, "%#x\n", value);
812}
813
cca69b67 814static DEVICE_ATTR(chip_id, S_IRUGO, show_chip_id, NULL);
e5c238c3 815static DEVICE_ATTR(switch_off_status, S_IRUGO, show_switch_off_status, NULL);
cca69b67
MW		 816
817static struct attribute *ab8500_sysfs_entries[] = {
818 &dev_attr_chip_id.attr,
e5c238c3 819 &dev_attr_switch_off_status.attr,
cca69b67
MW		 820 NULL,
821};
822
823static struct attribute_group ab8500_attr_group = {
824 .attrs = ab8500_sysfs_entries,
825};
826
62579266
RV		 827int __devinit ab8500_init(struct ab8500 *ab8500)
828{
829 struct ab8500_platform_data *plat = dev_get_platdata(ab8500->dev);
830 int ret;
831 int i;
47c16975 832 u8 value;
62579266
RV		 833
834 if (plat)
835 ab8500->irq_base = plat->irq_base;
836
837 mutex_init(&ab8500->lock);
838 mutex_init(&ab8500->irq_lock);
839
47c16975
MW		 840 ret = get_register_interruptible(ab8500, AB8500_MISC,
841 AB8500_REV_REG, &value);
62579266
RV		 842 if (ret < 0)
843 return ret;
844
863dde5b
LW		 845 switch (value) {
846 case AB8500_CUTEARLY:
847 case AB8500_CUT1P0:
848 case AB8500_CUT1P1:
849 case AB8500_CUT2P0:
850 case AB8500_CUT3P0:
47c16975 851 dev_info(ab8500->dev, "detected chip, revision: %#x\n", value);
863dde5b
LW		 852 break;
853 default:
47c16975 854 dev_err(ab8500->dev, "unknown chip, revision: %#x\n", value);
62579266
RV		 855 return -EINVAL;
856 }
47c16975 857 ab8500->chip_id = value;
62579266 858
e5c238c3
MW		 859 /*
860 * ab8500 has switched off due to (SWITCH_OFF_STATUS):
861 * 0x01 Swoff bit programming
862 * 0x02 Thermal protection activation
863 * 0x04 Vbat lower then BattOk falling threshold
864 * 0x08 Watchdog expired
865 * 0x10 Non presence of 32kHz clock
866 * 0x20 Battery level lower than power on reset threshold
867 * 0x40 Power on key 1 pressed longer than 10 seconds
868 * 0x80 DB8500 thermal shutdown
869 */
870
871 ret = get_register_interruptible(ab8500, AB8500_RTC,
872 AB8500_SWITCH_OFF_STATUS, &value);
873 if (ret < 0)
874 return ret;
875 dev_info(ab8500->dev, "switch off status: %#x", value);
876
62579266
RV		 877 if (plat && plat->init)
878 plat->init(ab8500);
879
880 /* Clear and mask all interrupts */
92d50a41 881 for (i = 0; i < AB8500_NUM_IRQ_REGS; i++) {
863dde5b
LW		 882 /* Interrupt register 12 doesn't exist prior to version 2.0 */
883 if (ab8500_irq_regoffset[i] == 11 &&
884 ab8500->chip_id < AB8500_CUT2P0)
92d50a41 885 continue;
62579266 886
47c16975 887 get_register_interruptible(ab8500, AB8500_INTERRUPT,
92d50a41
MW		 888 AB8500_IT_LATCH1_REG + ab8500_irq_regoffset[i],
889 &value);
47c16975 890 set_register_interruptible(ab8500, AB8500_INTERRUPT,
92d50a41 891 AB8500_IT_MASK1_REG + ab8500_irq_regoffset[i], 0xff);
62579266
RV		 892 }
893
47c16975
MW		 894 ret = abx500_register_ops(ab8500->dev, &ab8500_ops);
895 if (ret)
896 return ret;
897
62579266
RV		 898 for (i = 0; i < AB8500_NUM_IRQ_REGS; i++)
899 ab8500->mask[i] = ab8500->oldmask[i] = 0xff;
900
901 if (ab8500->irq_base) {
902 ret = ab8500_irq_init(ab8500);
903 if (ret)
904 return ret;
905
906 ret = request_threaded_irq(ab8500->irq, NULL, ab8500_irq,
4f079985
MW		 907 IRQF_ONESHOT | IRQF_NO_SUSPEND,
908 "ab8500", ab8500);
62579266
RV		 909 if (ret)
910 goto out_removeirq;
911 }
912
549931f9 913 ret = mfd_add_devices(ab8500->dev, 0, ab8500_devs,
62579266
RV		 914 ARRAY_SIZE(ab8500_devs), NULL,
915 ab8500->irq_base);
916 if (ret)
917 goto out_freeirq;
918
cca69b67
MW		 919 ret = sysfs_create_group(&ab8500->dev->kobj, &ab8500_attr_group);
920 if (ret)
921 dev_err(ab8500->dev, "error creating sysfs entries\n");
922
62579266
RV		 923 return ret;
924
925out_freeirq:
926 if (ab8500->irq_base) {
927 free_irq(ab8500->irq, ab8500);
928out_removeirq:
929 ab8500_irq_remove(ab8500);
930 }
931 return ret;
932}
933
934int __devexit ab8500_exit(struct ab8500 *ab8500)
935{
cca69b67 936 sysfs_remove_group(&ab8500->dev->kobj, &ab8500_attr_group);
62579266
RV		 937 mfd_remove_devices(ab8500->dev);
938 if (ab8500->irq_base) {
939 free_irq(ab8500->irq, ab8500);
940 ab8500_irq_remove(ab8500);
941 }
942
943 return 0;
944}
945
adceed62 946MODULE_AUTHOR("Mattias Wallin, Srinidhi Kasagar, Rabin Vincent");
62579266
RV		 947MODULE_DESCRIPTION("AB8500 MFD core");
948MODULE_LICENSE("GPL v2");
Linux 6.x block layer and io_uring tree(s)