projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
V4L/DVB (11296): cx23885: bugfix error message if firmware is not found
[linux-block.git] / drivers / media / video / cx23885 / cx23885-417.c
CommitLineData
b1b81f1d
ST		 1/*
2 *
3 * Support for a cx23417 mpeg encoder via cx23885 host port.
4 *
f8de18d4 5 * (c) 2004 Jelle Foks <jelle@foks.us>
b1b81f1d 6 * (c) 2004 Gerd Knorr <kraxel@bytesex.org>
6d897616 7 * (c) 2008 Steven Toth <stoth@linuxtv.org>
b1b81f1d
ST		 8 * - CX23885/7/8 support
9 *
10 * Includes parts from the ivtv driver( http://ivtv.sourceforge.net/),
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
25 */
26
27#include <linux/module.h>
28#include <linux/moduleparam.h>
29#include <linux/init.h>
30#include <linux/fs.h>
31#include <linux/delay.h>
32#include <linux/device.h>
33#include <linux/firmware.h>
34#include <media/v4l2-common.h>
35ea11ff 35#include <media/v4l2-ioctl.h>
b1b81f1d
ST		 36#include <media/cx2341x.h>
37
38#include "cx23885.h"
b1b81f1d
ST		 39
40#define CX23885_FIRM_IMAGE_SIZE 376836
41#define CX23885_FIRM_IMAGE_NAME "v4l-cx23885-enc.fw"
42
43static unsigned int mpegbufs = 32;
44module_param(mpegbufs, int, 0644);
45MODULE_PARM_DESC(mpegbufs, "number of mpeg buffers, range 2-32");
46static unsigned int mpeglines = 32;
47module_param(mpeglines, int, 0644);
48MODULE_PARM_DESC(mpeglines, "number of lines in an MPEG buffer, range 2-32");
49static unsigned int mpeglinesize = 512;
50module_param(mpeglinesize, int, 0644);
51MODULE_PARM_DESC(mpeglinesize,
52 "number of bytes in each line of an MPEG buffer, range 512-1024");
53
54static unsigned int v4l_debug;
55module_param(v4l_debug, int, 0644);
56MODULE_PARM_DESC(v4l_debug, "enable V4L debug messages");
57
58#define dprintk(level, fmt, arg...)\
59 do { if (v4l_debug >= level) \
60 printk(KERN_DEBUG "%s: " fmt, dev->name , ## arg);\
61 } while (0)
62
63static struct cx23885_tvnorm cx23885_tvnorms[] = {
64 {
65 .name = "NTSC-M",
66 .id = V4L2_STD_NTSC_M,
67 }, {
68 .name = "NTSC-JP",
69 .id = V4L2_STD_NTSC_M_JP,
70 }, {
71 .name = "PAL-BG",
72 .id = V4L2_STD_PAL_BG,
73 }, {
74 .name = "PAL-DK",
75 .id = V4L2_STD_PAL_DK,
76 }, {
77 .name = "PAL-I",
78 .id = V4L2_STD_PAL_I,
79 }, {
80 .name = "PAL-M",
81 .id = V4L2_STD_PAL_M,
82 }, {
83 .name = "PAL-N",
84 .id = V4L2_STD_PAL_N,
85 }, {
86 .name = "PAL-Nc",
87 .id = V4L2_STD_PAL_Nc,
88 }, {
89 .name = "PAL-60",
90 .id = V4L2_STD_PAL_60,
91 }, {
92 .name = "SECAM-L",
93 .id = V4L2_STD_SECAM_L,
94 }, {
95 .name = "SECAM-DK",
96 .id = V4L2_STD_SECAM_DK,
97 }
98};
99
100/* ------------------------------------------------------------------ */
101enum cx23885_capture_type {
102 CX23885_MPEG_CAPTURE,
103 CX23885_RAW_CAPTURE,
104 CX23885_RAW_PASSTHRU_CAPTURE
105};
106enum cx23885_capture_bits {
107 CX23885_RAW_BITS_NONE = 0x00,
108 CX23885_RAW_BITS_YUV_CAPTURE = 0x01,
109 CX23885_RAW_BITS_PCM_CAPTURE = 0x02,
110 CX23885_RAW_BITS_VBI_CAPTURE = 0x04,
111 CX23885_RAW_BITS_PASSTHRU_CAPTURE = 0x08,
112 CX23885_RAW_BITS_TO_HOST_CAPTURE = 0x10
113};
114enum cx23885_capture_end {
115 CX23885_END_AT_GOP, /* stop at the end of gop, generate irq */
116 CX23885_END_NOW, /* stop immediately, no irq */
117};
118enum cx23885_framerate {
119 CX23885_FRAMERATE_NTSC_30, /* NTSC: 30fps */
120 CX23885_FRAMERATE_PAL_25 /* PAL: 25fps */
121};
122enum cx23885_stream_port {
123 CX23885_OUTPUT_PORT_MEMORY,
124 CX23885_OUTPUT_PORT_STREAMING,
125 CX23885_OUTPUT_PORT_SERIAL
126};
127enum cx23885_data_xfer_status {
128 CX23885_MORE_BUFFERS_FOLLOW,
129 CX23885_LAST_BUFFER,
130};
131enum cx23885_picture_mask {
132 CX23885_PICTURE_MASK_NONE,
133 CX23885_PICTURE_MASK_I_FRAMES,
134 CX23885_PICTURE_MASK_I_P_FRAMES = 0x3,
135 CX23885_PICTURE_MASK_ALL_FRAMES = 0x7,
136};
137enum cx23885_vbi_mode_bits {
138 CX23885_VBI_BITS_SLICED,
139 CX23885_VBI_BITS_RAW,
140};
141enum cx23885_vbi_insertion_bits {
142 CX23885_VBI_BITS_INSERT_IN_XTENSION_USR_DATA,
143 CX23885_VBI_BITS_INSERT_IN_PRIVATE_PACKETS = 0x1 << 1,
144 CX23885_VBI_BITS_SEPARATE_STREAM = 0x2 << 1,
145 CX23885_VBI_BITS_SEPARATE_STREAM_USR_DATA = 0x4 << 1,
146 CX23885_VBI_BITS_SEPARATE_STREAM_PRV_DATA = 0x5 << 1,
147};
148enum cx23885_dma_unit {
149 CX23885_DMA_BYTES,
150 CX23885_DMA_FRAMES,
151};
152enum cx23885_dma_transfer_status_bits {
153 CX23885_DMA_TRANSFER_BITS_DONE = 0x01,
154 CX23885_DMA_TRANSFER_BITS_ERROR = 0x04,
155 CX23885_DMA_TRANSFER_BITS_LL_ERROR = 0x10,
156};
157enum cx23885_pause {
158 CX23885_PAUSE_ENCODING,
159 CX23885_RESUME_ENCODING,
160};
161enum cx23885_copyright {
162 CX23885_COPYRIGHT_OFF,
163 CX23885_COPYRIGHT_ON,
164};
165enum cx23885_notification_type {
166 CX23885_NOTIFICATION_REFRESH,
167};
168enum cx23885_notification_status {
169 CX23885_NOTIFICATION_OFF,
170 CX23885_NOTIFICATION_ON,
171};
172enum cx23885_notification_mailbox {
173 CX23885_NOTIFICATION_NO_MAILBOX = -1,
174};
175enum cx23885_field1_lines {
176 CX23885_FIELD1_SAA7114 = 0x00EF, /* 239 */
177 CX23885_FIELD1_SAA7115 = 0x00F0, /* 240 */
178 CX23885_FIELD1_MICRONAS = 0x0105, /* 261 */
179};
180enum cx23885_field2_lines {
181 CX23885_FIELD2_SAA7114 = 0x00EF, /* 239 */
182 CX23885_FIELD2_SAA7115 = 0x00F0, /* 240 */
183 CX23885_FIELD2_MICRONAS = 0x0106, /* 262 */
184};
185enum cx23885_custom_data_type {
186 CX23885_CUSTOM_EXTENSION_USR_DATA,
187 CX23885_CUSTOM_PRIVATE_PACKET,
188};
189enum cx23885_mute {
190 CX23885_UNMUTE,
191 CX23885_MUTE,
192};
193enum cx23885_mute_video_mask {
194 CX23885_MUTE_VIDEO_V_MASK = 0x0000FF00,
195 CX23885_MUTE_VIDEO_U_MASK = 0x00FF0000,
196 CX23885_MUTE_VIDEO_Y_MASK = 0xFF000000,
197};
198enum cx23885_mute_video_shift {
199 CX23885_MUTE_VIDEO_V_SHIFT = 8,
200 CX23885_MUTE_VIDEO_U_SHIFT = 16,
201 CX23885_MUTE_VIDEO_Y_SHIFT = 24,
202};
203
204/* defines below are from ivtv-driver.h */
205#define IVTV_CMD_HW_BLOCKS_RST 0xFFFFFFFF
206
207/* Firmware API commands */
208#define IVTV_API_STD_TIMEOUT 500
209
210/* Registers */
211/* IVTV_REG_OFFSET */
212#define IVTV_REG_ENC_SDRAM_REFRESH (0x07F8)
213#define IVTV_REG_ENC_SDRAM_PRECHARGE (0x07FC)
214#define IVTV_REG_SPU (0x9050)
215#define IVTV_REG_HW_BLOCKS (0x9054)
216#define IVTV_REG_VPU (0x9058)
217#define IVTV_REG_APU (0xA064)
218
219/**** Bit definitions for MC417_RWD and MC417_OEN registers ***
220 bits 31-16
221+-----------+
222| Reserved |
223+-----------+
224 bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8
225+-------+-------+-------+-------+-------+-------+-------+-------+
226| MIWR# | MIRD# | MICS# |MIRDY# |MIADDR3|MIADDR2|MIADDR1|MIADDR0|
227+-------+-------+-------+-------+-------+-------+-------+-------+
228 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
229+-------+-------+-------+-------+-------+-------+-------+-------+
230|MIDATA7|MIDATA6|MIDATA5|MIDATA4|MIDATA3|MIDATA2|MIDATA1|MIDATA0|
231+-------+-------+-------+-------+-------+-------+-------+-------+
232***/
233#define MC417_MIWR 0x8000
234#define MC417_MIRD 0x4000
235#define MC417_MICS 0x2000
236#define MC417_MIRDY 0x1000
237#define MC417_MIADDR 0x0F00
238#define MC417_MIDATA 0x00FF
239
240/* MIADDR* nibble definitions */
241#define MCI_MEMORY_DATA_BYTE0 0x000
242#define MCI_MEMORY_DATA_BYTE1 0x100
243#define MCI_MEMORY_DATA_BYTE2 0x200
244#define MCI_MEMORY_DATA_BYTE3 0x300
245#define MCI_MEMORY_ADDRESS_BYTE2 0x400
246#define MCI_MEMORY_ADDRESS_BYTE1 0x500
247#define MCI_MEMORY_ADDRESS_BYTE0 0x600
248#define MCI_REGISTER_DATA_BYTE0 0x800
249#define MCI_REGISTER_DATA_BYTE1 0x900
250#define MCI_REGISTER_DATA_BYTE2 0xA00
251#define MCI_REGISTER_DATA_BYTE3 0xB00
252#define MCI_REGISTER_ADDRESS_BYTE0 0xC00
253#define MCI_REGISTER_ADDRESS_BYTE1 0xD00
254#define MCI_REGISTER_MODE 0xE00
255
256/* Read and write modes */
257#define MCI_MODE_REGISTER_READ 0
258#define MCI_MODE_REGISTER_WRITE 1
259#define MCI_MODE_MEMORY_READ 0
260#define MCI_MODE_MEMORY_WRITE 0x40
261
262/*** Bit definitions for MC417_CTL register ****
263 bits 31-6 bits 5-4 bit 3 bits 2-1 Bit 0
264+--------+-------------+--------+--------------+------------+
265|Reserved|MC417_SPD_CTL|Reserved|MC417_GPIO_SEL|UART_GPIO_EN|
266+--------+-------------+--------+--------------+------------+
267***/
268#define MC417_SPD_CTL(x) (((x) << 4) & 0x00000030)
269#define MC417_GPIO_SEL(x) (((x) << 1) & 0x00000006)
270#define MC417_UART_GPIO_EN 0x00000001
271
272/* Values for speed control */
273#define MC417_SPD_CTL_SLOW 0x1
274#define MC417_SPD_CTL_MEDIUM 0x0
275#define MC417_SPD_CTL_FAST 0x3 /* b'1x, but we use b'11 */
276
277/* Values for GPIO select */
278#define MC417_GPIO_SEL_GPIO3 0x3
279#define MC417_GPIO_SEL_GPIO2 0x2
280#define MC417_GPIO_SEL_GPIO1 0x1
281#define MC417_GPIO_SEL_GPIO0 0x0
282
283void cx23885_mc417_init(struct cx23885_dev *dev)
284{
285 u32 regval;
286
287 dprintk(2, "%s()\n", __func__);
288
289 /* Configure MC417_CTL register to defaults. */
290 regval = MC417_SPD_CTL(MC417_SPD_CTL_FAST) |
291 MC417_GPIO_SEL(MC417_GPIO_SEL_GPIO3) |
292 MC417_UART_GPIO_EN;
293 cx_write(MC417_CTL, regval);
294
295 /* Configure MC417_OEN to defaults. */
296 regval = MC417_MIRDY;
297 cx_write(MC417_OEN, regval);
298
299 /* Configure MC417_RWD to defaults. */
300 regval = MC417_MIWR | MC417_MIRD | MC417_MICS;
301 cx_write(MC417_RWD, regval);
302}
303
304static int mc417_wait_ready(struct cx23885_dev *dev)
305{
306 u32 mi_ready;
307 unsigned long timeout = jiffies + msecs_to_jiffies(1);
308
309 for (;;) {
310 mi_ready = cx_read(MC417_RWD) & MC417_MIRDY;
311 if (mi_ready != 0)
312 return 0;
313 if (time_after(jiffies, timeout))
314 return -1;
315 udelay(1);
316 }
317}
318
319static int mc417_register_write(struct cx23885_dev *dev, u16 address, u32 value)
320{
321 u32 regval;
322
323 /* Enable MC417 GPIO outputs except for MC417_MIRDY,
324 * which is an input.
325 */
326 cx_write(MC417_OEN, MC417_MIRDY);
327
328 /* Write data byte 0 */
329 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE0 |
330 (value & 0x000000FF);
331 cx_write(MC417_RWD, regval);
332
333 /* Transition CS/WR to effect write transaction across bus. */
334 regval |= MC417_MICS | MC417_MIWR;
335 cx_write(MC417_RWD, regval);
336
337 /* Write data byte 1 */
338 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE1 |
339 ((value >> 8) & 0x000000FF);
340 cx_write(MC417_RWD, regval);
341 regval |= MC417_MICS | MC417_MIWR;
342 cx_write(MC417_RWD, regval);
343
344 /* Write data byte 2 */
345 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE2 |
346 ((value >> 16) & 0x000000FF);
347 cx_write(MC417_RWD, regval);
348 regval |= MC417_MICS | MC417_MIWR;
349 cx_write(MC417_RWD, regval);
350
351 /* Write data byte 3 */
352 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE3 |
353 ((value >> 24) & 0x000000FF);
354 cx_write(MC417_RWD, regval);
355 regval |= MC417_MICS | MC417_MIWR;
356 cx_write(MC417_RWD, regval);
357
358 /* Write address byte 0 */
359 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_ADDRESS_BYTE0 |
360 (address & 0xFF);
361 cx_write(MC417_RWD, regval);
362 regval |= MC417_MICS | MC417_MIWR;
363 cx_write(MC417_RWD, regval);
364
365 /* Write address byte 1 */
366 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_ADDRESS_BYTE1 |
367 ((address >> 8) & 0xFF);
368 cx_write(MC417_RWD, regval);
369 regval |= MC417_MICS | MC417_MIWR;
370 cx_write(MC417_RWD, regval);
371
372 /* Indicate that this is a write. */
373 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_MODE |
374 MCI_MODE_REGISTER_WRITE;
375 cx_write(MC417_RWD, regval);
376 regval |= MC417_MICS | MC417_MIWR;
377 cx_write(MC417_RWD, regval);
378
379 /* Wait for the trans to complete (MC417_MIRDY asserted). */
380 return mc417_wait_ready(dev);
381}
382
383static int mc417_register_read(struct cx23885_dev *dev, u16 address, u32 *value)
384{
385 int retval;
386 u32 regval;
387 u32 tempval;
388 u32 dataval;
389
390 /* Enable MC417 GPIO outputs except for MC417_MIRDY,
391 * which is an input.
392 */
393 cx_write(MC417_OEN, MC417_MIRDY);
394
395 /* Write address byte 0 */
396 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_ADDRESS_BYTE0 |
397 ((address & 0x00FF));
398 cx_write(MC417_RWD, regval);
399 regval |= MC417_MICS | MC417_MIWR;
400 cx_write(MC417_RWD, regval);
401
402 /* Write address byte 1 */
403 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_ADDRESS_BYTE1 |
404 ((address >> 8) & 0xFF);
405 cx_write(MC417_RWD, regval);
406 regval |= MC417_MICS | MC417_MIWR;
407 cx_write(MC417_RWD, regval);
408
409 /* Indicate that this is a register read. */
410 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_MODE |
411 MCI_MODE_REGISTER_READ;
412 cx_write(MC417_RWD, regval);
413 regval |= MC417_MICS | MC417_MIWR;
414 cx_write(MC417_RWD, regval);
415
416 /* Wait for the trans to complete (MC417_MIRDY asserted). */
417 retval = mc417_wait_ready(dev);
418
419 /* switch the DAT0-7 GPIO[10:3] to input mode */
420 cx_write(MC417_OEN, MC417_MIRDY | MC417_MIDATA);
421
422 /* Read data byte 0 */
423 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE0;
424 cx_write(MC417_RWD, regval);
425
426 /* Transition RD to effect read transaction across bus.
427 * Transtion 0x5000 -> 0x9000 correct (RD/RDY -> WR/RDY)?
428 * Should it be 0x9000 -> 0xF000 (also why is RDY being set, its
429 * input only...)
430 */
431 regval = MC417_MIWR | MC417_MIRDY | MCI_REGISTER_DATA_BYTE0;
432 cx_write(MC417_RWD, regval);
433
434 /* Collect byte */
435 tempval = cx_read(MC417_RWD);
436 dataval = tempval & 0x000000FF;
437
438 /* Bring CS and RD high. */
439 regval = MC417_MIWR | MC417_MIRD | MC417_MICS | MC417_MIRDY;
440 cx_write(MC417_RWD, regval);
441
442 /* Read data byte 1 */
443 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE1;
444 cx_write(MC417_RWD, regval);
445 regval = MC417_MIWR | MC417_MIRDY | MCI_REGISTER_DATA_BYTE1;
446 cx_write(MC417_RWD, regval);
447 tempval = cx_read(MC417_RWD);
448 dataval |= ((tempval & 0x000000FF) << 8);
449 regval = MC417_MIWR | MC417_MIRD | MC417_MICS | MC417_MIRDY;
450 cx_write(MC417_RWD, regval);
451
452 /* Read data byte 2 */
453 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE2;
454 cx_write(MC417_RWD, regval);
455 regval = MC417_MIWR | MC417_MIRDY | MCI_REGISTER_DATA_BYTE2;
456 cx_write(MC417_RWD, regval);
457 tempval = cx_read(MC417_RWD);
458 dataval |= ((tempval & 0x000000FF) << 16);
459 regval = MC417_MIWR | MC417_MIRD | MC417_MICS | MC417_MIRDY;
460 cx_write(MC417_RWD, regval);
461
462 /* Read data byte 3 */
463 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE3;
464 cx_write(MC417_RWD, regval);
465 regval = MC417_MIWR | MC417_MIRDY | MCI_REGISTER_DATA_BYTE3;
466 cx_write(MC417_RWD, regval);
467 tempval = cx_read(MC417_RWD);
468 dataval |= ((tempval & 0x000000FF) << 24);
469 regval = MC417_MIWR | MC417_MIRD | MC417_MICS | MC417_MIRDY;
470 cx_write(MC417_RWD, regval);
471
472 *value = dataval;
473
474 return retval;
475}
476
477int mc417_memory_write(struct cx23885_dev *dev, u32 address, u32 value)
478{
479 u32 regval;
480
481 /* Enable MC417 GPIO outputs except for MC417_MIRDY,
482 * which is an input.
483 */
484 cx_write(MC417_OEN, MC417_MIRDY);
485
486 /* Write data byte 0 */
487 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_DATA_BYTE0 |
488 (value & 0x000000FF);
489 cx_write(MC417_RWD, regval);
490
491 /* Transition CS/WR to effect write transaction across bus. */
492 regval |= MC417_MICS | MC417_MIWR;
493 cx_write(MC417_RWD, regval);
494
495 /* Write data byte 1 */
496 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_DATA_BYTE1 |
497 ((value >> 8) & 0x000000FF);
498 cx_write(MC417_RWD, regval);
499 regval |= MC417_MICS | MC417_MIWR;
500 cx_write(MC417_RWD, regval);
501
502 /* Write data byte 2 */
503 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_DATA_BYTE2 |
504 ((value >> 16) & 0x000000FF);
505 cx_write(MC417_RWD, regval);
506 regval |= MC417_MICS | MC417_MIWR;
507 cx_write(MC417_RWD, regval);
508
509 /* Write data byte 3 */
510 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_DATA_BYTE3 |
511 ((value >> 24) & 0x000000FF);
512 cx_write(MC417_RWD, regval);
513 regval |= MC417_MICS | MC417_MIWR;
514 cx_write(MC417_RWD, regval);
515
516 /* Write address byte 2 */
517 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_ADDRESS_BYTE2 |
518 MCI_MODE_MEMORY_WRITE | ((address >> 16) & 0x3F);
519 cx_write(MC417_RWD, regval);
520 regval |= MC417_MICS | MC417_MIWR;
521 cx_write(MC417_RWD, regval);
522
523 /* Write address byte 1 */
524 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_ADDRESS_BYTE1 |
525 ((address >> 8) & 0xFF);
526 cx_write(MC417_RWD, regval);
527 regval |= MC417_MICS | MC417_MIWR;
528 cx_write(MC417_RWD, regval);
529
530 /* Write address byte 0 */
531 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_ADDRESS_BYTE0 |
532 (address & 0xFF);
533 cx_write(MC417_RWD, regval);
534 regval |= MC417_MICS | MC417_MIWR;
535 cx_write(MC417_RWD, regval);
536
537 /* Wait for the trans to complete (MC417_MIRDY asserted). */
538 return mc417_wait_ready(dev);
539}
540
541int mc417_memory_read(struct cx23885_dev *dev, u32 address, u32 *value)
542{
543 int retval;
544 u32 regval;
545 u32 tempval;
546 u32 dataval;
547
548 /* Enable MC417 GPIO outputs except for MC417_MIRDY,
549 * which is an input.
550 */
551 cx_write(MC417_OEN, MC417_MIRDY);
552
553 /* Write address byte 2 */
554 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_ADDRESS_BYTE2 |
555 MCI_MODE_MEMORY_READ | ((address >> 16) & 0x3F);
556 cx_write(MC417_RWD, regval);
557 regval |= MC417_MICS | MC417_MIWR;
558 cx_write(MC417_RWD, regval);
559
560 /* Write address byte 1 */
561 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_ADDRESS_BYTE1 |
562 ((address >> 8) & 0xFF);
563 cx_write(MC417_RWD, regval);
564 regval |= MC417_MICS | MC417_MIWR;
565 cx_write(MC417_RWD, regval);
566
567 /* Write address byte 0 */
568 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_ADDRESS_BYTE0 |
569 (address & 0xFF);
570 cx_write(MC417_RWD, regval);
571 regval |= MC417_MICS | MC417_MIWR;
572 cx_write(MC417_RWD, regval);
573
574 /* Wait for the trans to complete (MC417_MIRDY asserted). */
575 retval = mc417_wait_ready(dev);
576
577 /* switch the DAT0-7 GPIO[10:3] to input mode */
578 cx_write(MC417_OEN, MC417_MIRDY | MC417_MIDATA);
579
580 /* Read data byte 3 */
581 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_DATA_BYTE3;
582 cx_write(MC417_RWD, regval);
583
584 /* Transition RD to effect read transaction across bus. */
585 regval = MC417_MIWR | MC417_MIRDY | MCI_MEMORY_DATA_BYTE3;
586 cx_write(MC417_RWD, regval);
587
588 /* Collect byte */
589 tempval = cx_read(MC417_RWD);
590 dataval = ((tempval & 0x000000FF) << 24);
591
592 /* Bring CS and RD high. */
593 regval = MC417_MIWR | MC417_MIRD | MC417_MICS | MC417_MIRDY;
594 cx_write(MC417_RWD, regval);
595
596 /* Read data byte 2 */
597 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_DATA_BYTE2;
598 cx_write(MC417_RWD, regval);
599 regval = MC417_MIWR | MC417_MIRDY | MCI_MEMORY_DATA_BYTE2;
600 cx_write(MC417_RWD, regval);
601 tempval = cx_read(MC417_RWD);
602 dataval |= ((tempval & 0x000000FF) << 16);
603 regval = MC417_MIWR | MC417_MIRD | MC417_MICS | MC417_MIRDY;
604 cx_write(MC417_RWD, regval);
605
606 /* Read data byte 1 */
607 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_DATA_BYTE1;
608 cx_write(MC417_RWD, regval);
609 regval = MC417_MIWR | MC417_MIRDY | MCI_MEMORY_DATA_BYTE1;
610 cx_write(MC417_RWD, regval);
611 tempval = cx_read(MC417_RWD);
612 dataval |= ((tempval & 0x000000FF) << 8);
613 regval = MC417_MIWR | MC417_MIRD | MC417_MICS | MC417_MIRDY;
614 cx_write(MC417_RWD, regval);
615
616 /* Read data byte 0 */
617 regval = MC417_MIRD | MC417_MIRDY | MCI_MEMORY_DATA_BYTE0;
618 cx_write(MC417_RWD, regval);
619 regval = MC417_MIWR | MC417_MIRDY | MCI_MEMORY_DATA_BYTE0;
620 cx_write(MC417_RWD, regval);
621 tempval = cx_read(MC417_RWD);
622 dataval |= (tempval & 0x000000FF);
623 regval = MC417_MIWR | MC417_MIRD | MC417_MICS | MC417_MIRDY;
624 cx_write(MC417_RWD, regval);
625
626 *value = dataval;
627
628 return retval;
629}
630
631/* ------------------------------------------------------------------ */
632
633/* MPEG encoder API */
d45b9b8a 634static char *cmd_to_str(int cmd)
b1b81f1d
ST		 635{
636 switch (cmd) {
637 case CX2341X_ENC_PING_FW:
638 return "PING_FW";
639 case CX2341X_ENC_START_CAPTURE:
640 return "START_CAPTURE";
641 case CX2341X_ENC_STOP_CAPTURE:
642 return "STOP_CAPTURE";
643 case CX2341X_ENC_SET_AUDIO_ID:
644 return "SET_AUDIO_ID";
645 case CX2341X_ENC_SET_VIDEO_ID:
646 return "SET_VIDEO_ID";
647 case CX2341X_ENC_SET_PCR_ID:
648 return "SET_PCR_PID";
649 case CX2341X_ENC_SET_FRAME_RATE:
650 return "SET_FRAME_RATE";
651 case CX2341X_ENC_SET_FRAME_SIZE:
652 return "SET_FRAME_SIZE";
653 case CX2341X_ENC_SET_BIT_RATE:
654 return "SET_BIT_RATE";
655 case CX2341X_ENC_SET_GOP_PROPERTIES:
656 return "SET_GOP_PROPERTIES";
657 case CX2341X_ENC_SET_ASPECT_RATIO:
658 return "SET_ASPECT_RATIO";
659 case CX2341X_ENC_SET_DNR_FILTER_MODE:
660 return "SET_DNR_FILTER_PROPS";
661 case CX2341X_ENC_SET_DNR_FILTER_PROPS:
662 return "SET_DNR_FILTER_PROPS";
663 case CX2341X_ENC_SET_CORING_LEVELS:
664 return "SET_CORING_LEVELS";
665 case CX2341X_ENC_SET_SPATIAL_FILTER_TYPE:
666 return "SET_SPATIAL_FILTER_TYPE";
667 case CX2341X_ENC_SET_VBI_LINE:
668 return "SET_VBI_LINE";
669 case CX2341X_ENC_SET_STREAM_TYPE:
670 return "SET_STREAM_TYPE";
671 case CX2341X_ENC_SET_OUTPUT_PORT:
672 return "SET_OUTPUT_PORT";
673 case CX2341X_ENC_SET_AUDIO_PROPERTIES:
674 return "SET_AUDIO_PROPERTIES";
675 case CX2341X_ENC_HALT_FW:
676 return "HALT_FW";
677 case CX2341X_ENC_GET_VERSION:
678 return "GET_VERSION";
679 case CX2341X_ENC_SET_GOP_CLOSURE:
680 return "SET_GOP_CLOSURE";
681 case CX2341X_ENC_GET_SEQ_END:
682 return "GET_SEQ_END";
683 case CX2341X_ENC_SET_PGM_INDEX_INFO:
684 return "SET_PGM_INDEX_INFO";
685 case CX2341X_ENC_SET_VBI_CONFIG:
686 return "SET_VBI_CONFIG";
687 case CX2341X_ENC_SET_DMA_BLOCK_SIZE:
688 return "SET_DMA_BLOCK_SIZE";
689 case CX2341X_ENC_GET_PREV_DMA_INFO_MB_10:
690 return "GET_PREV_DMA_INFO_MB_10";
691 case CX2341X_ENC_GET_PREV_DMA_INFO_MB_9:
692 return "GET_PREV_DMA_INFO_MB_9";
693 case CX2341X_ENC_SCHED_DMA_TO_HOST:
694 return "SCHED_DMA_TO_HOST";
695 case CX2341X_ENC_INITIALIZE_INPUT:
696 return "INITIALIZE_INPUT";
697 case CX2341X_ENC_SET_FRAME_DROP_RATE:
698 return "SET_FRAME_DROP_RATE";
699 case CX2341X_ENC_PAUSE_ENCODER:
700 return "PAUSE_ENCODER";
701 case CX2341X_ENC_REFRESH_INPUT:
702 return "REFRESH_INPUT";
703 case CX2341X_ENC_SET_COPYRIGHT:
704 return "SET_COPYRIGHT";
705 case CX2341X_ENC_SET_EVENT_NOTIFICATION:
706 return "SET_EVENT_NOTIFICATION";
707 case CX2341X_ENC_SET_NUM_VSYNC_LINES:
708 return "SET_NUM_VSYNC_LINES";
709 case CX2341X_ENC_SET_PLACEHOLDER:
710 return "SET_PLACEHOLDER";
711 case CX2341X_ENC_MUTE_VIDEO:
712 return "MUTE_VIDEO";
713 case CX2341X_ENC_MUTE_AUDIO:
714 return "MUTE_AUDIO";
715 case CX2341X_ENC_MISC:
716 return "MISC";
717 default:
718 return "UNKNOWN";
719 }
720}
721
722static int cx23885_mbox_func(void *priv,
723 u32 command,
724 int in,
725 int out,
726 u32 data[CX2341X_MBOX_MAX_DATA])
727{
728 struct cx23885_dev *dev = priv;
729 unsigned long timeout;
730 u32 value, flag, retval = 0;
731 int i;
732
733 dprintk(3, "%s: command(0x%X) = %s\n", __func__, command,
734 cmd_to_str(command));
735
736 /* this may not be 100% safe if we can't read any memory location
737 without side effects */
738 mc417_memory_read(dev, dev->cx23417_mailbox - 4, &value);
739 if (value != 0x12345678) {
740 printk(KERN_ERR
741 "Firmware and/or mailbox pointer not initialized "
742 "or corrupted, signature = 0x%x, cmd = %s\n", value,
743 cmd_to_str(command));
744 return -1;
745 }
746
747 /* This read looks at 32 bits, but flag is only 8 bits.
748 * Seems we also bail if CMD or TIMEOUT bytes are set???
749 */
750 mc417_memory_read(dev, dev->cx23417_mailbox, &flag);
751 if (flag) {
752 printk(KERN_ERR "ERROR: Mailbox appears to be in use "
753 "(%x), cmd = %s\n", flag, cmd_to_str(command));
754 return -1;
755 }
756
757 flag |= 1; /* tell 'em we're working on it */
758 mc417_memory_write(dev, dev->cx23417_mailbox, flag);
759
760 /* write command + args + fill remaining with zeros */
761 /* command code */
762 mc417_memory_write(dev, dev->cx23417_mailbox + 1, command);
763 mc417_memory_write(dev, dev->cx23417_mailbox + 3,
764 IVTV_API_STD_TIMEOUT); /* timeout */
765 for (i = 0; i < in; i++) {
766 mc417_memory_write(dev, dev->cx23417_mailbox + 4 + i, data[i]);
767 dprintk(3, "API Input %d = %d\n", i, data[i]);
768 }
769 for (; i < CX2341X_MBOX_MAX_DATA; i++)
770 mc417_memory_write(dev, dev->cx23417_mailbox + 4 + i, 0);
771
772 flag |= 3; /* tell 'em we're done writing */
773 mc417_memory_write(dev, dev->cx23417_mailbox, flag);
774
775 /* wait for firmware to handle the API command */
776 timeout = jiffies + msecs_to_jiffies(10);
777 for (;;) {
778 mc417_memory_read(dev, dev->cx23417_mailbox, &flag);
779 if (0 != (flag & 4))
780 break;
781 if (time_after(jiffies, timeout)) {
782 printk(KERN_ERR "ERROR: API Mailbox timeout\n");
783 return -1;
784 }
785 udelay(10);
786 }
787
788 /* read output values */
789 for (i = 0; i < out; i++) {
790 mc417_memory_read(dev, dev->cx23417_mailbox + 4 + i, data + i);
791 dprintk(3, "API Output %d = %d\n", i, data[i]);
792 }
793
794 mc417_memory_read(dev, dev->cx23417_mailbox + 2, &retval);
795 dprintk(3, "API result = %d\n", retval);
796
797 flag = 0;
798 mc417_memory_write(dev, dev->cx23417_mailbox, flag);
799
800 return retval;
801}
802
803/* We don't need to call the API often, so using just one
804 * mailbox will probably suffice
805 */
806static int cx23885_api_cmd(struct cx23885_dev *dev,
807 u32 command,
808 u32 inputcnt,
809 u32 outputcnt,
810 ...)
811{
812 u32 data[CX2341X_MBOX_MAX_DATA];
813 va_list vargs;
814 int i, err;
815
816 dprintk(3, "%s() cmds = 0x%08x\n", __func__, command);
817
818 va_start(vargs, outputcnt);
819 for (i = 0; i < inputcnt; i++)
820 data[i] = va_arg(vargs, int);
821
822 err = cx23885_mbox_func(dev, command, inputcnt, outputcnt, data);
823 for (i = 0; i < outputcnt; i++) {
824 int *vptr = va_arg(vargs, int *);
825 *vptr = data[i];
826 }
827 va_end(vargs);
828
829 return err;
830}
831
832static int cx23885_find_mailbox(struct cx23885_dev *dev)
833{
834 u32 signature[4] = {
835 0x12345678, 0x34567812, 0x56781234, 0x78123456
836 };
837 int signaturecnt = 0;
838 u32 value;
839 int i;
840
841 dprintk(2, "%s()\n", __func__);
842
843 for (i = 0; i < CX23885_FIRM_IMAGE_SIZE; i++) {
844 mc417_memory_read(dev, i, &value);
845 if (value == signature[signaturecnt])
846 signaturecnt++;
847 else
848 signaturecnt = 0;
849 if (4 == signaturecnt) {
850 dprintk(1, "Mailbox signature found at 0x%x\n", i+1);
851 return i+1;
852 }
853 }
854 printk(KERN_ERR "Mailbox signature values not found!\n");
855 return -1;
856}
857
858static int cx23885_load_firmware(struct cx23885_dev *dev)
859{
860 static const unsigned char magic[8] = {
861 0xa7, 0x0d, 0x00, 0x00, 0x66, 0xbb, 0x55, 0xaa
862 };
863 const struct firmware *firmware;
864 int i, retval = 0;
865 u32 value = 0;
866 u32 gpio_output = 0;
867 u32 checksum = 0;
868 u32 *dataptr;
869
870 dprintk(2, "%s()\n", __func__);
871
872 /* Save GPIO settings before reset of APU */
873 retval |= mc417_memory_read(dev, 0x9020, &gpio_output);
874 retval |= mc417_memory_read(dev, 0x900C, &value);
875
876 retval = mc417_register_write(dev,
877 IVTV_REG_VPU, 0xFFFFFFED);
878 retval |= mc417_register_write(dev,
879 IVTV_REG_HW_BLOCKS, IVTV_CMD_HW_BLOCKS_RST);
880 retval |= mc417_register_write(dev,
881 IVTV_REG_ENC_SDRAM_REFRESH, 0x80000800);
882 retval |= mc417_register_write(dev,
883 IVTV_REG_ENC_SDRAM_PRECHARGE, 0x1A);
884 retval |= mc417_register_write(dev,
885 IVTV_REG_APU, 0);
886
887 if (retval != 0) {
888 printk(KERN_ERR "%s: Error with mc417_register_write\n",
889 __func__);
890 return -1;
891 }
892
893 retval = request_firmware(&firmware, CX23885_FIRM_IMAGE_NAME,
894 &dev->pci->dev);
895
896 if (retval != 0) {
897 printk(KERN_ERR
898 "ERROR: Hotplug firmware request failed (%s).\n",
d35ed627 899 CX23885_FIRM_IMAGE_NAME);
b1b81f1d
ST		 900 printk(KERN_ERR "Please fix your hotplug setup, the board will "
901 "not work without firmware loaded!\n");
902 return -1;
903 }
904
905 if (firmware->size != CX23885_FIRM_IMAGE_SIZE) {
906 printk(KERN_ERR "ERROR: Firmware size mismatch "
907 "(have %zd, expected %d)\n",
908 firmware->size, CX23885_FIRM_IMAGE_SIZE);
909 release_firmware(firmware);
910 return -1;
911 }
912
913 if (0 != memcmp(firmware->data, magic, 8)) {
914 printk(KERN_ERR
915 "ERROR: Firmware magic mismatch, wrong file?\n");
916 release_firmware(firmware);
917 return -1;
918 }
919
920 /* transfer to the chip */
921 dprintk(2, "Loading firmware ...\n");
922 dataptr = (u32 *)firmware->data;
923 for (i = 0; i < (firmware->size >> 2); i++) {
924 value = *dataptr;
925 checksum += ~value;
926 if (mc417_memory_write(dev, i, value) != 0) {
927 printk(KERN_ERR "ERROR: Loading firmware failed!\n");
928 release_firmware(firmware);
929 return -1;
930 }
931 dataptr++;
932 }
933
934 /* read back to verify with the checksum */
935 dprintk(1, "Verifying firmware ...\n");
936 for (i--; i >= 0; i--) {
937 if (mc417_memory_read(dev, i, &value) != 0) {
938 printk(KERN_ERR "ERROR: Reading firmware failed!\n");
939 release_firmware(firmware);
940 return -1;
941 }
942 checksum -= ~value;
943 }
944 if (checksum) {
945 printk(KERN_ERR
946 "ERROR: Firmware load failed (checksum mismatch).\n");
947 release_firmware(firmware);
948 return -1;
949 }
950 release_firmware(firmware);
951 dprintk(1, "Firmware upload successful.\n");
952
953 retval |= mc417_register_write(dev, IVTV_REG_HW_BLOCKS,
954 IVTV_CMD_HW_BLOCKS_RST);
955
956 /* Restore GPIO settings, make sure EIO14 is enabled as an output. */
957 dprintk(2, "%s: GPIO output EIO 0-15 was = 0x%x\n",
958 __func__, gpio_output);
959 /* Power-up seems to have GPIOs AFU. This was causing digital side
960 * to fail at power-up. Seems GPIOs should be set to 0x10ff0411 at
961 * power-up.
962 * gpio_output |= (1<<14);
963 */
964 /* Note: GPIO14 is specific to the HVR1800 here */
965 gpio_output = 0x10ff0411 | (1<<14);
966 retval |= mc417_register_write(dev, 0x9020, gpio_output | (1<<14));
967 dprintk(2, "%s: GPIO output EIO 0-15 now = 0x%x\n",
968 __func__, gpio_output);
969
970 dprintk(1, "%s: GPIO value EIO 0-15 was = 0x%x\n",
971 __func__, value);
972 value |= (1<<14);
973 dprintk(1, "%s: GPIO value EIO 0-15 now = 0x%x\n",
974 __func__, value);
975 retval |= mc417_register_write(dev, 0x900C, value);
976
977 retval |= mc417_register_read(dev, IVTV_REG_VPU, &value);
978 retval |= mc417_register_write(dev, IVTV_REG_VPU, value & 0xFFFFFFE8);
979
980 if (retval < 0)
981 printk(KERN_ERR "%s: Error with mc417_register_write\n",
982 __func__);
983 return 0;
984}
985
986void cx23885_417_check_encoder(struct cx23885_dev *dev)
987{
988 u32 status, seq;
989
990 status = seq = 0;
991 cx23885_api_cmd(dev, CX2341X_ENC_GET_SEQ_END, 0, 2, &status, &seq);
992 dprintk(1, "%s() status = %d, seq = %d\n", __func__, status, seq);
993}
994
995static void cx23885_codec_settings(struct cx23885_dev *dev)
996{
997 dprintk(1, "%s()\n", __func__);
998
999 /* assign frame size */
1000 cx23885_api_cmd(dev, CX2341X_ENC_SET_FRAME_SIZE, 2, 0,
1001 dev->ts1.height, dev->ts1.width);
1002
1003 dev->mpeg_params.width = dev->ts1.width;
1004 dev->mpeg_params.height = dev->ts1.height;
1005 dev->mpeg_params.is_50hz =
1006 (dev->encodernorm.id & V4L2_STD_625_50) != 0;
1007
1008 cx2341x_update(dev, cx23885_mbox_func, NULL, &dev->mpeg_params);
1009
1010 cx23885_api_cmd(dev, CX2341X_ENC_MISC, 2, 0, 3, 1);
1011 cx23885_api_cmd(dev, CX2341X_ENC_MISC, 2, 0, 4, 1);
1012}
1013
1014static int cx23885_initialize_codec(struct cx23885_dev *dev)
1015{
1016 int version;
1017 int retval;
1018 u32 i, data[7];
1019
1020 dprintk(1, "%s()\n", __func__);
1021
1022 retval = cx23885_api_cmd(dev, CX2341X_ENC_PING_FW, 0, 0); /* ping */
1023 if (retval < 0) {
1024 dprintk(2, "%s() PING OK\n", __func__);
1025 retval = cx23885_load_firmware(dev);
1026 if (retval < 0) {
1027 printk(KERN_ERR "%s() f/w load failed\n", __func__);
1028 return retval;
1029 }
f347535a 1030 retval = cx23885_find_mailbox(dev);
1031 if (retval < 0) {
b1b81f1d
ST		 1032 printk(KERN_ERR "%s() mailbox < 0, error\n",
1033 __func__);
1034 return -1;
1035 }
f347535a 1036 dev->cx23417_mailbox = retval;
b1b81f1d
ST		 1037 retval = cx23885_api_cmd(dev, CX2341X_ENC_PING_FW, 0, 0);
1038 if (retval < 0) {
1039 printk(KERN_ERR
1040 "ERROR: cx23417 firmware ping failed!\n");
1041 return -1;
1042 }
1043 retval = cx23885_api_cmd(dev, CX2341X_ENC_GET_VERSION, 0, 1,
1044 &version);
1045 if (retval < 0) {
1046 printk(KERN_ERR "ERROR: cx23417 firmware get encoder :"
1047 "version failed!\n");
1048 return -1;
1049 }
1050 dprintk(1, "cx23417 firmware version is 0x%08x\n", version);
1051 msleep(200);
1052 }
1053
1054 cx23885_codec_settings(dev);
1055 msleep(60);
1056
1057 cx23885_api_cmd(dev, CX2341X_ENC_SET_NUM_VSYNC_LINES, 2, 0,
1058 CX23885_FIELD1_SAA7115, CX23885_FIELD2_SAA7115);
1059 cx23885_api_cmd(dev, CX2341X_ENC_SET_PLACEHOLDER, 12, 0,
1060 CX23885_CUSTOM_EXTENSION_USR_DATA, 0, 0, 0, 0, 0, 0, 0, 0, 0,
1061 0, 0);
1062
1063 /* Setup to capture VBI */
1064 data[0] = 0x0001BD00;
1065 data[1] = 1; /* frames per interrupt */
1066 data[2] = 4; /* total bufs */
1067 data[3] = 0x91559155; /* start codes */
1068 data[4] = 0x206080C0; /* stop codes */
1069 data[5] = 6; /* lines */
1070 data[6] = 64; /* BPL */
1071
1072 cx23885_api_cmd(dev, CX2341X_ENC_SET_VBI_CONFIG, 7, 0, data[0], data[1],
1073 data[2], data[3], data[4], data[5], data[6]);
1074
1075 for (i = 2; i <= 24; i++) {
1076 int valid;
1077
1078 valid = ((i >= 19) && (i <= 21));
1079 cx23885_api_cmd(dev, CX2341X_ENC_SET_VBI_LINE, 5, 0, i,
1080 valid, 0 , 0, 0);
1081 cx23885_api_cmd(dev, CX2341X_ENC_SET_VBI_LINE, 5, 0,
1082 i | 0x80000000, valid, 0, 0, 0);
1083 }
1084
1085 cx23885_api_cmd(dev, CX2341X_ENC_MUTE_AUDIO, 1, 0, CX23885_UNMUTE);
1086 msleep(60);
1087
1088 /* initialize the video input */
1089 cx23885_api_cmd(dev, CX2341X_ENC_INITIALIZE_INPUT, 0, 0);
1090 msleep(60);
1091
1092 /* Enable VIP style pixel invalidation so we work with scaled mode */
1093 mc417_memory_write(dev, 2120, 0x00000080);
1094
1095 /* start capturing to the host interface */
1096 cx23885_api_cmd(dev, CX2341X_ENC_START_CAPTURE, 2, 0,
1097 CX23885_MPEG_CAPTURE, CX23885_RAW_BITS_NONE);
1098 msleep(10);
1099
1100 return 0;
1101}
1102
1103/* ------------------------------------------------------------------ */
1104
1105static int bb_buf_setup(struct videobuf_queue *q,
1106 unsigned int *count, unsigned int *size)
1107{
1108 struct cx23885_fh *fh = q->priv_data;
1109
1110 fh->dev->ts1.ts_packet_size = mpeglinesize;
1111 fh->dev->ts1.ts_packet_count = mpeglines;
1112
1113 *size = fh->dev->ts1.ts_packet_size * fh->dev->ts1.ts_packet_count;
1114 *count = mpegbufs;
1115
1116 return 0;
1117}
1118
1119static int bb_buf_prepare(struct videobuf_queue *q,
1120 struct videobuf_buffer *vb, enum v4l2_field field)
1121{
1122 struct cx23885_fh *fh = q->priv_data;
1123 return cx23885_buf_prepare(q, &fh->dev->ts1,
1124 (struct cx23885_buffer *)vb,
1125 field);
1126}
1127
1128static void bb_buf_queue(struct videobuf_queue *q,
1129 struct videobuf_buffer *vb)
1130{
1131 struct cx23885_fh *fh = q->priv_data;
1132 cx23885_buf_queue(&fh->dev->ts1, (struct cx23885_buffer *)vb);
1133}
1134
1135static void bb_buf_release(struct videobuf_queue *q,
1136 struct videobuf_buffer *vb)
1137{
1138 cx23885_free_buffer(q, (struct cx23885_buffer *)vb);
1139}
1140
1141static struct videobuf_queue_ops cx23885_qops = {
1142 .buf_setup = bb_buf_setup,
1143 .buf_prepare = bb_buf_prepare,
1144 .buf_queue = bb_buf_queue,
1145 .buf_release = bb_buf_release,
1146};
1147
1148/* ------------------------------------------------------------------ */
1149
1150static const u32 *ctrl_classes[] = {
1151 cx2341x_mpeg_ctrls,
1152 NULL
1153};
1154
1155static int cx23885_queryctrl(struct cx23885_dev *dev,
1156 struct v4l2_queryctrl *qctrl)
1157{
1158 qctrl->id = v4l2_ctrl_next(ctrl_classes, qctrl->id);
1159 if (qctrl->id == 0)
1160 return -EINVAL;
1161
1162 /* MPEG V4L2 controls */
1163 if (cx2341x_ctrl_query(&dev->mpeg_params, qctrl))
1164 qctrl->flags |= V4L2_CTRL_FLAG_DISABLED;
1165
1166 return 0;
1167}
1168
1169static int cx23885_querymenu(struct cx23885_dev *dev,
1170 struct v4l2_querymenu *qmenu)
1171{
1172 struct v4l2_queryctrl qctrl;
1173
1174 qctrl.id = qmenu->id;
1175 cx23885_queryctrl(dev, &qctrl);
1176 return v4l2_ctrl_query_menu(qmenu, &qctrl,
e0e31cdb 1177 cx2341x_ctrl_get_menu(&dev->mpeg_params, qmenu->id));
b1b81f1d
ST		 1178}
1179
305519c9 1180static int vidioc_s_std(struct file *file, void *priv, v4l2_std_id *id)
b1b81f1d 1181{
305519c9
DSL		 1182 struct cx23885_fh *fh = file->private_data;
1183 struct cx23885_dev *dev = fh->dev;
1184 unsigned int i;
b1b81f1d 1185
305519c9
DSL		 1186 for (i = 0; i < ARRAY_SIZE(cx23885_tvnorms); i++)
1187 if (*id & cx23885_tvnorms[i].id)
1188 break;
1189 if (i == ARRAY_SIZE(cx23885_tvnorms))
1190 return -EINVAL;
1191 dev->encodernorm = cx23885_tvnorms[i];
1192 return 0;
1193}
b1b81f1d 1194
305519c9
DSL		 1195static int vidioc_enum_input(struct file *file, void *priv,
1196 struct v4l2_input *i)
1197{
1198 struct cx23885_fh *fh = file->private_data;
1199 struct cx23885_dev *dev = fh->dev;
1200 struct cx23885_input *input;
f29816bc 1201 int n;
b1b81f1d 1202
f29816bc 1203 if (i->index >= 4)
305519c9 1204 return -EINVAL;
b1b81f1d 1205
f29816bc 1206 input = &cx23885_boards[dev->board].input[i->index];
b1b81f1d 1207
305519c9
DSL		 1208 if (input->type == 0)
1209 return -EINVAL;
b1b81f1d 1210
305519c9
DSL		 1211 /* FIXME
1212 * strcpy(i->name, input->name); */
1213 strcpy(i->name, "unset");
b1b81f1d 1214
305519c9
DSL		 1215 if (input->type == CX23885_VMUX_TELEVISION ||
1216 input->type == CX23885_VMUX_CABLE)
1217 i->type = V4L2_INPUT_TYPE_TUNER;
1218 else
1219 i->type = V4L2_INPUT_TYPE_CAMERA;
b1b81f1d 1220
305519c9
DSL		 1221 for (n = 0; n < ARRAY_SIZE(cx23885_tvnorms); n++)
1222 i->std |= cx23885_tvnorms[n].id;
1223 return 0;
1224}
b1b81f1d 1225
305519c9
DSL		 1226static int vidioc_g_input(struct file *file, void *priv, unsigned int *i)
1227{
1228 struct cx23885_fh *fh = file->private_data;
1229 struct cx23885_dev *dev = fh->dev;
b1b81f1d 1230
305519c9
DSL		 1231 *i = dev->input;
1232 return 0;
1233}
b1b81f1d 1234
305519c9
DSL		 1235static int vidioc_s_input(struct file *file, void *priv, unsigned int i)
1236{
1237 if (i >= 4)
1238 return -EINVAL;
b1b81f1d 1239
305519c9
DSL		 1240 return 0;
1241}
b1b81f1d 1242
305519c9
DSL		 1243static int vidioc_g_tuner(struct file *file, void *priv,
1244 struct v4l2_tuner *t)
1245{
1246 struct cx23885_fh *fh = file->private_data;
1247 struct cx23885_dev *dev = fh->dev;
b1b81f1d 1248
305519c9
DSL		 1249 if (UNSET == dev->tuner_type)
1250 return -EINVAL;
1251 if (0 != t->index)
1252 return -EINVAL;
305519c9
DSL		 1253 strcpy(t->name, "Television");
1254 cx23885_call_i2c_clients(&dev->i2c_bus[2], VIDIOC_G_TUNER, t);
1255 cx23885_call_i2c_clients(&dev->i2c_bus[1], VIDIOC_G_TUNER, t);
b1b81f1d 1256
305519c9 1257 dprintk(1, "VIDIOC_G_TUNER: tuner type %d\n", t->type);
b1b81f1d 1258
305519c9
DSL		 1259 return 0;
1260}
b1b81f1d 1261
305519c9
DSL		 1262static int vidioc_s_tuner(struct file *file, void *priv,
1263 struct v4l2_tuner *t)
1264{
1265 struct cx23885_fh *fh = file->private_data;
1266 struct cx23885_dev *dev = fh->dev;
1267
1268 if (UNSET == dev->tuner_type)
1269 return -EINVAL;
1270
1271 /* Update the A/V core */
1272 cx23885_call_i2c_clients(&dev->i2c_bus[2], VIDIOC_S_TUNER, t);
1273
1274 return 0;
1275}
1276
1277static int vidioc_g_frequency(struct file *file, void *priv,
1278 struct v4l2_frequency *f)
1279{
1280 struct cx23885_fh *fh = file->private_data;
1281 struct cx23885_dev *dev = fh->dev;
1282
305519c9
DSL		 1283 if (UNSET == dev->tuner_type)
1284 return -EINVAL;
1285 f->type = V4L2_TUNER_ANALOG_TV;
1286 f->frequency = dev->freq;
1287
1288 /* Assumption that tuner is always on bus 1 */
1289 cx23885_call_i2c_clients(&dev->i2c_bus[1], VIDIOC_G_FREQUENCY, f);
1290
1291 return 0;
1292}
1293
1294static int vidioc_s_frequency(struct file *file, void *priv,
1295 struct v4l2_frequency *f)
1296{
1297 struct cx23885_fh *fh = file->private_data;
1298 struct cx23885_dev *dev = fh->dev;
1299
1300 cx23885_api_cmd(fh->dev, CX2341X_ENC_STOP_CAPTURE, 3, 0,
1301 CX23885_END_NOW, CX23885_MPEG_CAPTURE,
1302 CX23885_RAW_BITS_NONE);
1303
1304 dprintk(1, "VIDIOC_S_FREQUENCY: dev type %d, f\n",
1305 dev->tuner_type);
1306 dprintk(1, "VIDIOC_S_FREQUENCY: f tuner %d, f type %d\n",
1307 f->tuner, f->type);
1308 if (UNSET == dev->tuner_type)
1309 return -EINVAL;
1310 if (f->tuner != 0)
1311 return -EINVAL;
1312 if (f->type != V4L2_TUNER_ANALOG_TV)
1313 return -EINVAL;
1314 dev->freq = f->frequency;
1315
1316 /* Assumption that tuner is always on bus 1 */
1317 cx23885_call_i2c_clients(&dev->i2c_bus[1], VIDIOC_S_FREQUENCY, f);
1318
1319 cx23885_initialize_codec(dev);
b1b81f1d
ST		 1320
1321 return 0;
1322}
1323
305519c9
DSL		 1324static int vidioc_s_ctrl(struct file *file, void *priv,
1325 struct v4l2_control *ctl)
1326{
1327 struct cx23885_fh *fh = file->private_data;
1328 struct cx23885_dev *dev = fh->dev;
1329
1330 /* Update the A/V core */
1331 cx23885_call_i2c_clients(&dev->i2c_bus[2], VIDIOC_S_CTRL, ctl);
1332 return 0;
1333}
1334
1335static int vidioc_querycap(struct file *file, void *priv,
1336 struct v4l2_capability *cap)
b1b81f1d
ST		 1337{
1338 struct cx23885_fh *fh = file->private_data;
1339 struct cx23885_dev *dev = fh->dev;
1340 struct cx23885_tsport *tsport = &dev->ts1;
1341
305519c9
DSL		 1342 strcpy(cap->driver, dev->name);
1343 strlcpy(cap->card, cx23885_boards[tsport->dev->board].name,
1344 sizeof(cap->card));
1345 sprintf(cap->bus_info, "PCI:%s", pci_name(dev->pci));
1346 cap->version = CX23885_VERSION_CODE;
1347 cap->capabilities =
1348 V4L2_CAP_VIDEO_CAPTURE |
1349 V4L2_CAP_READWRITE |
1350 V4L2_CAP_STREAMING |
1351 0;
1352 if (UNSET != dev->tuner_type)
1353 cap->capabilities |= V4L2_CAP_TUNER;
b1b81f1d 1354
305519c9
DSL		 1355 return 0;
1356}
b1b81f1d 1357
305519c9
DSL		 1358static int vidioc_enum_fmt_vid_cap(struct file *file, void *priv,
1359 struct v4l2_fmtdesc *f)
1360{
f29816bc 1361 if (f->index != 0)
305519c9 1362 return -EINVAL;
b1b81f1d 1363
305519c9 1364 strlcpy(f->description, "MPEG", sizeof(f->description));
305519c9 1365 f->pixelformat = V4L2_PIX_FMT_MPEG;
b1b81f1d 1366
305519c9
DSL		 1367 return 0;
1368}
b1b81f1d 1369
305519c9
DSL		 1370static int vidioc_g_fmt_vid_cap(struct file *file, void *priv,
1371 struct v4l2_format *f)
1372{
1373 struct cx23885_fh *fh = file->private_data;
1374 struct cx23885_dev *dev = fh->dev;
b1b81f1d 1375
305519c9
DSL		 1376 f->fmt.pix.pixelformat = V4L2_PIX_FMT_MPEG;
1377 f->fmt.pix.bytesperline = 0;
1378 f->fmt.pix.sizeimage =
1379 dev->ts1.ts_packet_size * dev->ts1.ts_packet_count;
1380 f->fmt.pix.colorspace = 0;
1381 f->fmt.pix.width = dev->ts1.width;
1382 f->fmt.pix.height = dev->ts1.height;
1383 f->fmt.pix.field = fh->mpegq.field;
1384 dprintk(1, "VIDIOC_G_FMT: w: %d, h: %d, f: %d\n",
1385 dev->ts1.width, dev->ts1.height, fh->mpegq.field);
1386 return 0;
1387}
b1b81f1d 1388
305519c9
DSL		 1389static int vidioc_try_fmt_vid_cap(struct file *file, void *priv,
1390 struct v4l2_format *f)
1391{
1392 struct cx23885_fh *fh = file->private_data;
1393 struct cx23885_dev *dev = fh->dev;
b1b81f1d 1394
305519c9
DSL		 1395 f->fmt.pix.pixelformat = V4L2_PIX_FMT_MPEG;
1396 f->fmt.pix.bytesperline = 0;
1397 f->fmt.pix.sizeimage =
1398 dev->ts1.ts_packet_size * dev->ts1.ts_packet_count;
305519c9
DSL		 1399 f->fmt.pix.colorspace = 0;
1400 dprintk(1, "VIDIOC_TRY_FMT: w: %d, h: %d, f: %d\n",
1401 dev->ts1.width, dev->ts1.height, fh->mpegq.field);
1402 return 0;
1403}
b1b81f1d 1404
305519c9
DSL		 1405static int vidioc_s_fmt_vid_cap(struct file *file, void *priv,
1406 struct v4l2_format *f)
1407{
1408 struct cx23885_fh *fh = file->private_data;
1409 struct cx23885_dev *dev = fh->dev;
b1b81f1d 1410
305519c9
DSL		 1411 f->fmt.pix.pixelformat = V4L2_PIX_FMT_MPEG;
1412 f->fmt.pix.bytesperline = 0;
1413 f->fmt.pix.sizeimage =
1414 dev->ts1.ts_packet_size * dev->ts1.ts_packet_count;
1415 f->fmt.pix.colorspace = 0;
1416 dprintk(1, "VIDIOC_S_FMT: w: %d, h: %d, f: %d\n",
1417 f->fmt.pix.width, f->fmt.pix.height, f->fmt.pix.field);
1418 return 0;
1419}
b1b81f1d 1420
305519c9
DSL		 1421static int vidioc_reqbufs(struct file *file, void *priv,
1422 struct v4l2_requestbuffers *p)
1423{
1424 struct cx23885_fh *fh = file->private_data;
b1b81f1d 1425
305519c9
DSL		 1426 return videobuf_reqbufs(&fh->mpegq, p);
1427}
1428
1429static int vidioc_querybuf(struct file *file, void *priv,
1430 struct v4l2_buffer *p)
1431{
1432 struct cx23885_fh *fh = file->private_data;
1433
1434 return videobuf_querybuf(&fh->mpegq, p);
1435}
1436
1437static int vidioc_qbuf(struct file *file, void *priv,
1438 struct v4l2_buffer *p)
1439{
1440 struct cx23885_fh *fh = file->private_data;
1441
1442 return videobuf_qbuf(&fh->mpegq, p);
1443}
1444
1445static int vidioc_dqbuf(struct file *file, void *priv, struct v4l2_buffer *b)
1446{
1447 struct cx23885_fh *fh = priv;
1448
1449 return videobuf_dqbuf(&fh->mpegq, b, file->f_flags & O_NONBLOCK);
1450}
1451
1452
1453static int vidioc_streamon(struct file *file, void *priv,
1454 enum v4l2_buf_type i)
1455{
1456 struct cx23885_fh *fh = file->private_data;
1457
1458 return videobuf_streamon(&fh->mpegq);
1459}
1460
1461static int vidioc_streamoff(struct file *file, void *priv, enum v4l2_buf_type i)
1462{
1463 struct cx23885_fh *fh = file->private_data;
1464
1465 return videobuf_streamoff(&fh->mpegq);
1466}
1467
1468static int vidioc_g_ext_ctrls(struct file *file, void *priv,
1469 struct v4l2_ext_controls *f)
1470{
1471 struct cx23885_fh *fh = priv;
1472 struct cx23885_dev *dev = fh->dev;
1473
1474 if (f->ctrl_class != V4L2_CTRL_CLASS_MPEG)
1475 return -EINVAL;
1476 return cx2341x_ext_ctrls(&dev->mpeg_params, 0, f, VIDIOC_G_EXT_CTRLS);
1477}
1478
1479static int vidioc_s_ext_ctrls(struct file *file, void *priv,
1480 struct v4l2_ext_controls *f)
1481{
1482 struct cx23885_fh *fh = priv;
1483 struct cx23885_dev *dev = fh->dev;
1484 struct cx2341x_mpeg_params p;
1485 int err;
1486
1487 if (f->ctrl_class != V4L2_CTRL_CLASS_MPEG)
1488 return -EINVAL;
1489
1490 p = dev->mpeg_params;
1491 err = cx2341x_ext_ctrls(&p, 0, f, VIDIOC_S_EXT_CTRLS);
1492
1493 if (err == 0) {
1494 err = cx2341x_update(dev, cx23885_mbox_func,
1495 &dev->mpeg_params, &p);
1496 dev->mpeg_params = p;
b1b81f1d 1497 }
305519c9
DSL		 1498 return err;
1499}
1500
1501static int vidioc_try_ext_ctrls(struct file *file, void *priv,
1502 struct v4l2_ext_controls *f)
1503{
1504 struct cx23885_fh *fh = priv;
1505 struct cx23885_dev *dev = fh->dev;
1506 struct cx2341x_mpeg_params p;
1507 int err;
1508
1509 if (f->ctrl_class != V4L2_CTRL_CLASS_MPEG)
1510 return -EINVAL;
1511
1512 p = dev->mpeg_params;
1513 err = cx2341x_ext_ctrls(&p, 0, f, VIDIOC_TRY_EXT_CTRLS);
1514 return err;
1515}
1516
1517static int vidioc_log_status(struct file *file, void *priv)
1518{
1519 struct cx23885_fh *fh = priv;
1520 struct cx23885_dev *dev = fh->dev;
1521 char name[32 + 2];
1522
1523 snprintf(name, sizeof(name), "%s/2", dev->name);
1524 printk(KERN_INFO
1525 "%s/2: ============ START LOG STATUS ============\n",
1526 dev->name);
1527 cx23885_call_i2c_clients(&dev->i2c_bus[0], VIDIOC_LOG_STATUS,
1528 NULL);
1529 cx23885_call_i2c_clients(&dev->i2c_bus[1], VIDIOC_LOG_STATUS,
1530 NULL);
1531 cx23885_call_i2c_clients(&dev->i2c_bus[2], VIDIOC_LOG_STATUS,
1532 NULL);
1533 cx2341x_log_status(&dev->mpeg_params, name);
1534 printk(KERN_INFO
1535 "%s/2: ============= END LOG STATUS =============\n",
1536 dev->name);
b1b81f1d
ST		 1537 return 0;
1538}
1539
305519c9
DSL		 1540static int vidioc_querymenu(struct file *file, void *priv,
1541 struct v4l2_querymenu *a)
1542{
1543 struct cx23885_fh *fh = priv;
1544 struct cx23885_dev *dev = fh->dev;
1545
1546 return cx23885_querymenu(dev, a);
1547}
1548
1549static int vidioc_queryctrl(struct file *file, void *priv,
1550 struct v4l2_queryctrl *c)
b1b81f1d 1551{
305519c9
DSL		 1552 struct cx23885_fh *fh = priv;
1553 struct cx23885_dev *dev = fh->dev;
1554
1555 return cx23885_queryctrl(dev, c);
b1b81f1d
ST		 1556}
1557
bec43661 1558static int mpeg_open(struct file *file)
b1b81f1d 1559{
bec43661 1560 int minor = video_devdata(file)->minor;
b1b81f1d
ST		 1561 struct cx23885_dev *h, *dev = NULL;
1562 struct list_head *list;
1563 struct cx23885_fh *fh;
1564
1565 dprintk(2, "%s()\n", __func__);
1566
d56dc612 1567 lock_kernel();
b1b81f1d
ST		 1568 list_for_each(list, &cx23885_devlist) {
1569 h = list_entry(list, struct cx23885_dev, devlist);
cd8f894e
AW		 1570 if (h->v4l_device &&
1571 h->v4l_device->minor == minor) {
b1b81f1d
ST		 1572 dev = h;
1573 break;
1574 }
1575 }
1576
d56dc612
HV		 1577 if (dev == NULL) {
1578 unlock_kernel();
b1b81f1d 1579 return -ENODEV;
d56dc612 1580 }
b1b81f1d
ST		 1581
1582 /* allocate + initialize per filehandle data */
1583 fh = kzalloc(sizeof(*fh), GFP_KERNEL);
d56dc612
HV		 1584 if (NULL == fh) {
1585 unlock_kernel();
b1b81f1d 1586 return -ENOMEM;
d56dc612 1587 }
b1b81f1d
ST		 1588
1589 file->private_data = fh;
1590 fh->dev = dev;
1591
1592 videobuf_queue_sg_init(&fh->mpegq, &cx23885_qops,
1593 &dev->pci->dev, &dev->ts1.slock,
1594 V4L2_BUF_TYPE_VIDEO_CAPTURE,
1595 V4L2_FIELD_INTERLACED,
1596 sizeof(struct cx23885_buffer),
1597 fh);
d56dc612 1598 unlock_kernel();
b1b81f1d
ST		 1599
1600 return 0;
1601}
1602
bec43661 1603static int mpeg_release(struct file *file)
b1b81f1d
ST		 1604{
1605 struct cx23885_fh *fh = file->private_data;
1606 struct cx23885_dev *dev = fh->dev;
1607
1608 dprintk(2, "%s()\n", __func__);
1609
1610 /* FIXME: Review this crap */
1611 /* Shut device down on last close */
1612 if (atomic_cmpxchg(&fh->v4l_reading, 1, 0) == 1) {
1613 if (atomic_dec_return(&dev->v4l_reader_count) == 0) {
1614 /* stop mpeg capture */
1615 cx23885_api_cmd(fh->dev, CX2341X_ENC_STOP_CAPTURE, 3, 0,
1616 CX23885_END_NOW, CX23885_MPEG_CAPTURE,
1617 CX23885_RAW_BITS_NONE);
1618
1619 msleep(500);
1620 cx23885_417_check_encoder(dev);
1621
1622 cx23885_cancel_buffers(&fh->dev->ts1);
1623 }
1624 }
1625
1626 if (fh->mpegq.streaming)
1627 videobuf_streamoff(&fh->mpegq);
1628 if (fh->mpegq.reading)
1629 videobuf_read_stop(&fh->mpegq);
1630
1631 videobuf_mmap_free(&fh->mpegq);
1632 file->private_data = NULL;
1633 kfree(fh);
1634
1635 return 0;
1636}
1637
1638static ssize_t mpeg_read(struct file *file, char __user *data,
1639 size_t count, loff_t *ppos)
1640{
1641 struct cx23885_fh *fh = file->private_data;
1642 struct cx23885_dev *dev = fh->dev;
1643
1644 dprintk(2, "%s()\n", __func__);
1645
1646 /* Deal w/ A/V decoder * and mpeg encoder sync issues. */
1647 /* Start mpeg encoder on first read. */
1648 if (atomic_cmpxchg(&fh->v4l_reading, 0, 1) == 0) {
1649 if (atomic_inc_return(&dev->v4l_reader_count) == 1) {
1650 if (cx23885_initialize_codec(dev) < 0)
1651 return -EINVAL;
1652 }
1653 }
1654
1655 return videobuf_read_stream(&fh->mpegq, data, count, ppos, 0,
1656 file->f_flags & O_NONBLOCK);
1657}
1658
1659static unsigned int mpeg_poll(struct file *file,
1660 struct poll_table_struct *wait)
1661{
1662 struct cx23885_fh *fh = file->private_data;
1663 struct cx23885_dev *dev = fh->dev;
1664
1665 dprintk(2, "%s\n", __func__);
1666
1667 return videobuf_poll_stream(file, &fh->mpegq, wait);
1668}
1669
1670static int mpeg_mmap(struct file *file, struct vm_area_struct *vma)
1671{
1672 struct cx23885_fh *fh = file->private_data;
1673 struct cx23885_dev *dev = fh->dev;
1674
1675 dprintk(2, "%s()\n", __func__);
1676
1677 return videobuf_mmap_mapper(&fh->mpegq, vma);
1678}
1679
bec43661 1680static struct v4l2_file_operations mpeg_fops = {
b1b81f1d
ST		 1681 .owner = THIS_MODULE,
1682 .open = mpeg_open,
1683 .release = mpeg_release,
1684 .read = mpeg_read,
1685 .poll = mpeg_poll,
1686 .mmap = mpeg_mmap,
b1b81f1d
ST		 1687};
1688
a399810c 1689static const struct v4l2_ioctl_ops mpeg_ioctl_ops = {
305519c9
DSL		 1690 .vidioc_s_std = vidioc_s_std,
1691 .vidioc_enum_input = vidioc_enum_input,
1692 .vidioc_g_input = vidioc_g_input,
1693 .vidioc_s_input = vidioc_s_input,
1694 .vidioc_g_tuner = vidioc_g_tuner,
1695 .vidioc_s_tuner = vidioc_s_tuner,
1696 .vidioc_g_frequency = vidioc_g_frequency,
1697 .vidioc_s_frequency = vidioc_s_frequency,
1698 .vidioc_s_ctrl = vidioc_s_ctrl,
1699 .vidioc_querycap = vidioc_querycap,
1700 .vidioc_enum_fmt_vid_cap = vidioc_enum_fmt_vid_cap,
1701 .vidioc_g_fmt_vid_cap = vidioc_g_fmt_vid_cap,
1702 .vidioc_try_fmt_vid_cap = vidioc_try_fmt_vid_cap,
1703 .vidioc_s_fmt_vid_cap = vidioc_s_fmt_vid_cap,
1704 .vidioc_reqbufs = vidioc_reqbufs,
1705 .vidioc_querybuf = vidioc_querybuf,
1706 .vidioc_qbuf = vidioc_qbuf,
1707 .vidioc_dqbuf = vidioc_dqbuf,
1708 .vidioc_streamon = vidioc_streamon,
1709 .vidioc_streamoff = vidioc_streamoff,
1710 .vidioc_g_ext_ctrls = vidioc_g_ext_ctrls,
1711 .vidioc_s_ext_ctrls = vidioc_s_ext_ctrls,
1712 .vidioc_try_ext_ctrls = vidioc_try_ext_ctrls,
1713 .vidioc_log_status = vidioc_log_status,
1714 .vidioc_querymenu = vidioc_querymenu,
1715 .vidioc_queryctrl = vidioc_queryctrl,
b1b81f1d
ST		 1716};
1717
a399810c
HV		 1718static struct video_device cx23885_mpeg_template = {
1719 .name = "cx23885",
a399810c
HV		 1720 .fops = &mpeg_fops,
1721 .ioctl_ops = &mpeg_ioctl_ops,
1722 .minor = -1,
1723};
1724
b1b81f1d
ST		 1725void cx23885_417_unregister(struct cx23885_dev *dev)
1726{
1727 dprintk(1, "%s()\n", __func__);
1728
1729 if (dev->v4l_device) {
1730 if (-1 != dev->v4l_device->minor)
1731 video_unregister_device(dev->v4l_device);
1732 else
1733 video_device_release(dev->v4l_device);
1734 dev->v4l_device = NULL;
1735 }
1736}
1737
1738static struct video_device *cx23885_video_dev_alloc(
1739 struct cx23885_tsport *tsport,
1740 struct pci_dev *pci,
1741 struct video_device *template,
1742 char *type)
1743{
1744 struct video_device *vfd;
1745 struct cx23885_dev *dev = tsport->dev;
1746
1747 dprintk(1, "%s()\n", __func__);
1748
1749 vfd = video_device_alloc();
1750 if (NULL == vfd)
1751 return NULL;
1752 *vfd = *template;
1753 vfd->minor = -1;
1754 snprintf(vfd->name, sizeof(vfd->name), "%s %s (%s)", dev->name,
1755 type, cx23885_boards[tsport->dev->board].name);
5e85e732 1756 vfd->parent = &pci->dev;
b1b81f1d
ST		 1757 vfd->release = video_device_release;
1758 return vfd;
1759}
1760
1761int cx23885_417_register(struct cx23885_dev *dev)
1762{
1763 /* FIXME: Port1 hardcoded here */
1764 int err = -ENODEV;
1765 struct cx23885_tsport *tsport = &dev->ts1;
1766
1767 dprintk(1, "%s()\n", __func__);
1768
1769 if (cx23885_boards[dev->board].portb != CX23885_MPEG_ENCODER)
1770 return err;
1771
1772 /* Set default TV standard */
1773 dev->encodernorm = cx23885_tvnorms[0];
1774
1775 if (dev->encodernorm.id & V4L2_STD_525_60)
1776 tsport->height = 480;
1777 else
1778 tsport->height = 576;
1779
1780 tsport->width = 720;
1781 cx2341x_fill_defaults(&dev->mpeg_params);
1782
1783 dev->mpeg_params.port = CX2341X_PORT_SERIAL;
1784
1785 /* Allocate and initialize V4L video device */
1786 dev->v4l_device = cx23885_video_dev_alloc(tsport,
1787 dev->pci, &cx23885_mpeg_template, "mpeg");
1788 err = video_register_device(dev->v4l_device,
1789 VFL_TYPE_GRABBER, -1);
1790 if (err < 0) {
1791 printk(KERN_INFO "%s: can't register mpeg device\n", dev->name);
1792 return err;
1793 }
1794
1795 /* Initialize MC417 registers */
1796 cx23885_mc417_init(dev);
1797
1798 printk(KERN_INFO "%s: registered device video%d [mpeg]\n",
c6330fb8 1799 dev->name, dev->v4l_device->num);
b1b81f1d
ST		 1800
1801 return 0;
1802}
Linux 6.x block layer and io_uring tree(s)