Commit | Line | Data |
---|---|---|
f22e9e71 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
a6c2ba28 | 2 | /* |
f22e9e71 MCC |
3 | * em28xx.h - driver for Empia EM2800/EM2820/2840 USB video capture devices |
4 | * | |
5 | * Copyright (C) 2005 Markus Rechberger <mrechberger@gmail.com> | |
6 | * Ludovico Cavedon <cavedon@sssup.it> | |
32590819 | 7 | * Mauro Carvalho Chehab <mchehab@kernel.org> |
f22e9e71 MCC |
8 | * Copyright (C) 2012 Frank Schäfer <fschaefer.oss@googlemail.com> |
9 | * | |
10 | * Based on the em2800 driver from Sascha Sommer <saschasommer@freenet.de> | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License as published by | |
14 | * the Free Software Foundation; either version 2 of the License, or | |
15 | * (at your option) any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
a6c2ba28 | 21 | */ |
22 | ||
3acf2809 MCC |
23 | #ifndef _EM28XX_H |
24 | #define _EM28XX_H | |
a6c2ba28 | 25 | |
c69ce615 MCC |
26 | #include <linux/bitfield.h> |
27 | ||
37ecc7b1 | 28 | #define EM28XX_VERSION "0.2.2" |
d8992b09 | 29 | #define DRIVER_DESC "Empia em28xx device driver" |
ce67943e | 30 | |
39a96b4c MCC |
31 | #include <linux/workqueue.h> |
32 | #include <linux/i2c.h> | |
33 | #include <linux/mutex.h> | |
47677e51 | 34 | #include <linux/kref.h> |
cb77d010 | 35 | #include <linux/videodev2.h> |
39a96b4c | 36 | |
2d700715 | 37 | #include <media/videobuf2-v4l2.h> |
d3829fad | 38 | #include <media/videobuf2-vmalloc.h> |
f2cf250a | 39 | #include <media/v4l2-device.h> |
081b945e | 40 | #include <media/v4l2-ctrls.h> |
69a61642 | 41 | #include <media/v4l2-fh.h> |
b5dcee22 | 42 | #include <media/i2c/ir-kbd-i2c.h> |
6bda9644 | 43 | #include <media/rc-core.h> |
3ca9c093 | 44 | #include "tuner-xc2028.h" |
82e7dbbd | 45 | #include "xc5000.h" |
2ba890ec | 46 | #include "em28xx-reg.h" |
3aefb79a MCC |
47 | |
48 | /* Boards supported by driver */ | |
d5b6a746 FS |
49 | #define EM2800_BOARD_UNKNOWN 0 |
50 | #define EM2820_BOARD_UNKNOWN 1 | |
51 | #define EM2820_BOARD_TERRATEC_CINERGY_250 2 | |
52 | #define EM2820_BOARD_PINNACLE_USB_2 3 | |
53 | #define EM2820_BOARD_HAUPPAUGE_WINTV_USB_2 4 | |
54 | #define EM2820_BOARD_MSI_VOX_USB_2 5 | |
55 | #define EM2800_BOARD_TERRATEC_CINERGY_200 6 | |
56 | #define EM2800_BOARD_LEADTEK_WINFAST_USBII 7 | |
57 | #define EM2800_BOARD_KWORLD_USB2800 8 | |
58 | #define EM2820_BOARD_PINNACLE_DVC_90 9 | |
59 | #define EM2880_BOARD_HAUPPAUGE_WINTV_HVR_900 10 | |
60 | #define EM2880_BOARD_TERRATEC_HYBRID_XS 11 | |
61 | #define EM2820_BOARD_KWORLD_PVRTV2800RF 12 | |
62 | #define EM2880_BOARD_TERRATEC_PRODIGY_XS 13 | |
63 | #define EM2820_BOARD_PROLINK_PLAYTV_USB2 14 | |
64 | #define EM2800_BOARD_VGEAR_POCKETTV 15 | |
65 | #define EM2883_BOARD_HAUPPAUGE_WINTV_HVR_950 16 | |
66 | #define EM2880_BOARD_PINNACLE_PCTV_HD_PRO 17 | |
67 | #define EM2880_BOARD_HAUPPAUGE_WINTV_HVR_900_R2 18 | |
68 | #define EM2860_BOARD_SAA711X_REFERENCE_DESIGN 19 | |
69 | #define EM2880_BOARD_AMD_ATI_TV_WONDER_HD_600 20 | |
70 | #define EM2800_BOARD_GRABBEEX_USB2800 21 | |
95b86a9a DSL |
71 | #define EM2750_BOARD_UNKNOWN 22 |
72 | #define EM2750_BOARD_DLCW_130 23 | |
73 | #define EM2820_BOARD_DLINK_USB_TV 24 | |
74 | #define EM2820_BOARD_GADMEI_UTV310 25 | |
75 | #define EM2820_BOARD_HERCULES_SMART_TV_USB2 26 | |
76 | #define EM2820_BOARD_PINNACLE_USB_2_FM1216ME 27 | |
77 | #define EM2820_BOARD_LEADTEK_WINFAST_USBII_DELUXE 28 | |
443fed9f | 78 | #define EM2860_BOARD_TVP5150_REFERENCE_DESIGN 29 |
95b86a9a DSL |
79 | #define EM2820_BOARD_VIDEOLOGY_20K14XUSB 30 |
80 | #define EM2821_BOARD_USBGEAR_VD204 31 | |
81 | #define EM2821_BOARD_SUPERCOMP_USB_2 32 | |
8298f2f8 | 82 | #define EM2860_BOARD_ELGATO_VIDEO_CAPTURE 33 |
95b86a9a DSL |
83 | #define EM2860_BOARD_TERRATEC_HYBRID_XS 34 |
84 | #define EM2860_BOARD_TYPHOON_DVD_MAKER 35 | |
85 | #define EM2860_BOARD_NETGMBH_CAM 36 | |
86 | #define EM2860_BOARD_GADMEI_UTV330 37 | |
87 | #define EM2861_BOARD_YAKUMO_MOVIE_MIXER 38 | |
88 | #define EM2861_BOARD_KWORLD_PVRTV_300U 39 | |
89 | #define EM2861_BOARD_PLEXTOR_PX_TV100U 40 | |
90 | #define EM2870_BOARD_KWORLD_350U 41 | |
91 | #define EM2870_BOARD_KWORLD_355U 42 | |
92 | #define EM2870_BOARD_TERRATEC_XS 43 | |
93 | #define EM2870_BOARD_TERRATEC_XS_MT2060 44 | |
94 | #define EM2870_BOARD_PINNACLE_PCTV_DVB 45 | |
95 | #define EM2870_BOARD_COMPRO_VIDEOMATE 46 | |
96 | #define EM2880_BOARD_KWORLD_DVB_305U 47 | |
97 | #define EM2880_BOARD_KWORLD_DVB_310U 48 | |
98 | #define EM2880_BOARD_MSI_DIGIVOX_AD 49 | |
99 | #define EM2880_BOARD_MSI_DIGIVOX_AD_II 50 | |
100 | #define EM2880_BOARD_TERRATEC_HYBRID_XS_FR 51 | |
101 | #define EM2881_BOARD_DNT_DA2_HYBRID 52 | |
102 | #define EM2881_BOARD_PINNACLE_HYBRID_PRO 53 | |
103 | #define EM2882_BOARD_KWORLD_VS_DVBT 54 | |
104 | #define EM2882_BOARD_TERRATEC_HYBRID_XS 55 | |
09bc1942 | 105 | #define EM2882_BOARD_PINNACLE_HYBRID_PRO_330E 56 |
d5b6a746 | 106 | #define EM2883_BOARD_KWORLD_HYBRID_330U 57 |
ee281b85 | 107 | #define EM2820_BOARD_COMPRO_VIDEOMATE_FORYOU 58 |
38b2df95 | 108 | #define EM2874_BOARD_PCTV_HD_MINI_80E 59 |
f89bc329 | 109 | #define EM2883_BOARD_HAUPPAUGE_WINTV_HVR_850 60 |
1e1addd5 | 110 | #define EM2820_BOARD_PROLINK_PLAYTV_BOX4_USB2 61 |
f7fe3e6f | 111 | #define EM2820_BOARD_GADMEI_TVR200 62 |
d5b6a746 FS |
112 | #define EM2860_BOARD_KAIOMY_TVNPC_U2 63 |
113 | #define EM2860_BOARD_EASYCAP 64 | |
f74a61e3 | 114 | #define EM2820_BOARD_IODATA_GVMVP_SZ 65 |
e5db5d44 | 115 | #define EM2880_BOARD_EMPIRE_DUAL_TV 66 |
4557af9c | 116 | #define EM2860_BOARD_TERRATEC_GRABBY 67 |
766ed64d | 117 | #define EM2860_BOARD_TERRATEC_AV350 68 |
d7de5d8f | 118 | #define EM2882_BOARD_KWORLD_ATSC_315U 69 |
19859229 | 119 | #define EM2882_BOARD_EVGA_INDTUBE 70 |
d5b6a746 FS |
120 | #define EM2820_BOARD_SILVERCREST_WEBCAM 71 |
121 | #define EM2861_BOARD_GADMEI_UTV330PLUS 72 | |
122 | #define EM2870_BOARD_REDDO_DVB_C_USB_BOX 73 | |
694a101e | 123 | #define EM2800_BOARD_VC211A 74 |
7ca7ef60 | 124 | #define EM2882_BOARD_DIKOM_DK300 75 |
7e48b30a | 125 | #define EM2870_BOARD_KWORLD_A340 76 |
fec528b7 | 126 | #define EM2874_BOARD_LEADERSHIP_ISDBT 77 |
d5b6a746 | 127 | #define EM28174_BOARD_PCTV_290E 78 |
fec528b7 | 128 | #define EM2884_BOARD_TERRATEC_H5 79 |
d5b6a746 | 129 | #define EM28174_BOARD_PCTV_460E 80 |
82e7dbbd | 130 | #define EM2884_BOARD_HAUPPAUGE_WINTV_HVR_930C 81 |
a1ed02e9 | 131 | #define EM2884_BOARD_CINERGY_HTC_STICK 82 |
d5b6a746 FS |
132 | #define EM2860_BOARD_HT_VIDBOX_NW03 83 |
133 | #define EM2874_BOARD_MAXMEDIA_UB425_TC 84 | |
134 | #define EM2884_BOARD_PCTV_510E 85 | |
135 | #define EM2884_BOARD_PCTV_520E 86 | |
89040136 | 136 | #define EM2884_BOARD_TERRATEC_HTC_USB_XS 87 |
4159d01b | 137 | #define EM2884_BOARD_C3TECH_DIGITAL_DUO 88 |
7c1dfdb0 | 138 | #define EM2874_BOARD_DELOCK_61959 89 |
6dbea9f0 | 139 | #define EM2874_BOARD_KWORLD_UB435Q_V2 90 |
0c37e736 | 140 | #define EM2765_BOARD_SPEEDLINK_VAD_LAPLACE 91 |
ec573362 | 141 | #define EM28178_BOARD_PCTV_461E 92 |
02bc1f55 | 142 | #define EM2874_BOARD_KWORLD_UB435Q_V3 93 |
19229240 | 143 | #define EM28178_BOARD_PCTV_292E 94 |
eace9721 | 144 | #define EM2861_BOARD_LEADTEK_VC100 95 |
fc30dd76 | 145 | #define EM28178_BOARD_TERRATEC_T2_STICK_HD 96 |
1fe0fbd6 | 146 | #define EM2884_BOARD_ELGATO_EYETV_HYBRID_2008 97 |
ab4d1452 | 147 | #define EM28178_BOARD_PLEX_PX_BCUD 98 |
11a2a949 | 148 | #define EM28174_BOARD_HAUPPAUGE_WINTV_DUALHD_DVB 99 |
1586342e | 149 | #define EM28174_BOARD_HAUPPAUGE_WINTV_DUALHD_01595 100 |
d6a64327 | 150 | #define EM2884_BOARD_TERRATEC_H6 101 |
acf43845 | 151 | #define EM2882_BOARD_ZOLID_HYBRID_TV_STICK 102 |
3eab0546 | 152 | #define EM2861_BOARD_MAGIX_VIDEOWANDLER2 103 |
985b0ede | 153 | #define EM28178_BOARD_PCTV_461E_V2 104 |
3aefb79a MCC |
154 | |
155 | /* Limits minimum and default number of buffers */ | |
156 | #define EM28XX_MIN_BUF 4 | |
157 | #define EM28XX_DEF_BUF 8 | |
a6c2ba28 | 158 | |
c4a98793 MCC |
159 | /*Limits the max URB message size */ |
160 | #define URB_MAX_CTRL_SIZE 80 | |
161 | ||
95b86a9a DSL |
162 | /* Params for validated field */ |
163 | #define EM28XX_BOARD_NOT_VALIDATED 1 | |
164 | #define EM28XX_BOARD_VALIDATED 0 | |
165 | ||
22cff7b3 DSL |
166 | /* Params for em28xx_cmd() audio */ |
167 | #define EM28XX_START_AUDIO 1 | |
168 | #define EM28XX_STOP_AUDIO 0 | |
169 | ||
596d92d5 | 170 | /* maximum number of em28xx boards */ |
48efbc37 | 171 | #define EM28XX_MAXBOARDS DVB_MAX_ADAPTERS /* All adapters could be em28xx */ |
596d92d5 | 172 | |
a6c2ba28 | 173 | /* maximum number of frames that can be queued */ |
3acf2809 | 174 | #define EM28XX_NUM_FRAMES 5 |
a6c2ba28 | 175 | /* number of frames that get used for v4l2_read() */ |
3acf2809 | 176 | #define EM28XX_NUM_READ_FRAMES 2 |
a6c2ba28 | 177 | |
178 | /* number of buffers for isoc transfers */ | |
3acf2809 | 179 | #define EM28XX_NUM_BUFS 5 |
86d38d1e | 180 | #define EM28XX_DVB_NUM_BUFS 5 |
a6c2ba28 | 181 | |
c7a45e5b MCC |
182 | /* max number of I2C buses on em28xx devices */ |
183 | #define NUM_I2C_BUSES 2 | |
184 | ||
c69ce615 MCC |
185 | /* |
186 | * isoc transfers: number of packets for each buffer | |
187 | * windows requests only 64 packets .. so we better do the same | |
188 | * this is what I found out for all alternate numbers there! | |
d5e52653 | 189 | */ |
515688a8 FS |
190 | #define EM28XX_NUM_ISOC_PACKETS 64 |
191 | #define EM28XX_DVB_NUM_ISOC_PACKETS 64 | |
a6c2ba28 | 192 | |
c69ce615 MCC |
193 | /* |
194 | * bulk transfers: transfer buffer size = packet size * packet multiplier | |
195 | * USB 2.0 spec says bulk packet size is always 512 bytes | |
c647a91a FS |
196 | */ |
197 | #define EM28XX_BULK_PACKET_MULTIPLIER 384 | |
c7c7e8d7 | 198 | #define EM28XX_DVB_BULK_PACKET_MULTIPLIER 94 |
c647a91a | 199 | |
3acf2809 | 200 | #define EM28XX_INTERLACED_DEFAULT 1 |
a6c2ba28 | 201 | |
5022a208 MCC |
202 | /* time in msecs to wait for AC97 xfers to finish */ |
203 | #define EM28XX_AC97_XFER_TIMEOUT 100 | |
204 | ||
f5222609 FS |
205 | /* max. number of button state polling addresses */ |
206 | #define EM28XX_NUM_BUTTON_ADDRESSES_MAX 5 | |
207 | ||
be7fd3c3 BL |
208 | #define PRIMARY_TS 0 |
209 | #define SECONDARY_TS 1 | |
210 | ||
3aefb79a | 211 | enum em28xx_mode { |
2fe3e2ee | 212 | EM28XX_SUSPEND, |
3aefb79a MCC |
213 | EM28XX_ANALOG_MODE, |
214 | EM28XX_DIGITAL_MODE, | |
215 | }; | |
216 | ||
579f72e4 AT |
217 | struct em28xx; |
218 | ||
c69ce615 MCC |
219 | /** |
220 | * struct em28xx_usb_bufs - Contains URB-related buffer data | |
221 | * | |
222 | * @max_pkt_size: max packet size of isoc transaction | |
223 | * @num_packets: number of packets in each buffer | |
224 | * @num_bufs: number of allocated urb | |
225 | * @urb: urb for isoc/bulk transfers | |
226 | * @buf: transfer buffers for isoc/bulk transfer | |
227 | */ | |
f0fa9936 | 228 | struct em28xx_usb_bufs { |
ad0ebb96 | 229 | int max_pkt_size; |
86d38d1e | 230 | int num_packets; |
ad0ebb96 | 231 | int num_bufs; |
ad0ebb96 | 232 | struct urb **urb; |
d571b592 | 233 | char **buf; |
86d38d1e GG |
234 | }; |
235 | ||
c69ce615 MCC |
236 | /** |
237 | * struct em28xx_usb_ctl - Contains URB-related buffer data | |
238 | * | |
239 | * @analog_bufs: isoc/bulk transfer buffers for analog mode | |
240 | * @digital_bufs: isoc/bulk transfer buffers for digital mode | |
241 | * @vid_buf: Stores already requested video buffers | |
242 | * @vbi_buf: Stores already requested VBI buffers | |
243 | * @urb_data_copy: copy data from URB | |
244 | */ | |
74209dc0 | 245 | struct em28xx_usb_ctl { |
f0fa9936 | 246 | struct em28xx_usb_bufs analog_bufs; |
f0fa9936 | 247 | struct em28xx_usb_bufs digital_bufs; |
fdf1bc9f MCC |
248 | struct em28xx_buffer *vid_buf; |
249 | struct em28xx_buffer *vbi_buf; | |
fdf1bc9f | 250 | int (*urb_data_copy)(struct em28xx *dev, struct urb *urb); |
ad0ebb96 MCC |
251 | }; |
252 | ||
c69ce615 MCC |
253 | /** |
254 | * struct em28xx_fmt - Struct to enumberate video formats | |
255 | * | |
c69ce615 MCC |
256 | * @fourcc: v4l2 format id |
257 | * @depth: mean number of bits to represent a pixel | |
258 | * @reg: em28xx register value to set it | |
259 | */ | |
ad0ebb96 | 260 | struct em28xx_fmt { |
c69ce615 MCC |
261 | u32 fourcc; |
262 | int depth; | |
263 | int reg; | |
ad0ebb96 MCC |
264 | }; |
265 | ||
c69ce615 MCC |
266 | /** |
267 | * struct em28xx_buffer- buffer for storing one video frame | |
268 | * | |
269 | * @vb: common v4l buffer stuff | |
270 | * @list: List to associate it with the other buffers | |
271 | * @mem: pointer to the buffer, as returned by vb2_plane_vaddr() | |
272 | * @length: length of the buffer, as returned by vb2_plane_size() | |
273 | * @top_field: If non-zero, indicate that the buffer is the top field | |
274 | * @pos: Indicate the next position of the buffer to be filled. | |
275 | * @vb_buf: pointer to vmalloc memory address in vb | |
276 | * | |
277 | * .. note:: | |
278 | * | |
279 | * in interlaced mode, @pos is reset to zero at the start of each new | |
280 | * field (not frame !) | |
281 | */ | |
ad0ebb96 | 282 | struct em28xx_buffer { |
c69ce615 MCC |
283 | struct vb2_v4l2_buffer vb; /* must be first */ |
284 | ||
285 | struct list_head list; | |
ad0ebb96 | 286 | |
c69ce615 MCC |
287 | void *mem; |
288 | unsigned int length; | |
289 | int top_field; | |
8732533b | 290 | |
c69ce615 | 291 | unsigned int pos; |
4078d625 | 292 | |
c69ce615 | 293 | char *vb_buf; |
ad0ebb96 MCC |
294 | }; |
295 | ||
296 | struct em28xx_dmaqueue { | |
297 | struct list_head active; | |
ad0ebb96 MCC |
298 | |
299 | wait_queue_head_t wq; | |
a6c2ba28 | 300 | }; |
301 | ||
a6c2ba28 | 302 | /* inputs */ |
303 | ||
3acf2809 MCC |
304 | #define MAX_EM28XX_INPUT 4 |
305 | enum enum28xx_itype { | |
d83a96a5 | 306 | EM28XX_VMUX_COMPOSITE = 1, |
3acf2809 MCC |
307 | EM28XX_VMUX_SVIDEO, |
308 | EM28XX_VMUX_TELEVISION, | |
3acf2809 | 309 | EM28XX_RADIO, |
a6c2ba28 | 310 | }; |
311 | ||
35643943 MCC |
312 | enum em28xx_ac97_mode { |
313 | EM28XX_NO_AC97 = 0, | |
314 | EM28XX_AC97_EM202, | |
209acc02 | 315 | EM28XX_AC97_SIGMATEL, |
35643943 MCC |
316 | EM28XX_AC97_OTHER, |
317 | }; | |
318 | ||
319 | struct em28xx_audio_mode { | |
320 | enum em28xx_ac97_mode ac97; | |
920f1e4a | 321 | }; |
35643943 | 322 | |
920f1e4a FS |
323 | enum em28xx_int_audio_type { |
324 | EM28XX_INT_AUDIO_NONE = 0, | |
325 | EM28XX_INT_AUDIO_AC97, | |
326 | EM28XX_INT_AUDIO_I2S, | |
5c2231c8 | 327 | }; |
35643943 | 328 | |
c5874208 FS |
329 | enum em28xx_usb_audio_type { |
330 | EM28XX_USB_AUDIO_NONE = 0, | |
331 | EM28XX_USB_AUDIO_CLASS, | |
332 | EM28XX_USB_AUDIO_VENDOR, | |
5c2231c8 DH |
333 | }; |
334 | ||
c69ce615 MCC |
335 | /** |
336 | * em28xx_amux - describes the type of audio input used by em28xx | |
337 | * | |
258c4304 MCC |
338 | * @EM28XX_AMUX_UNUSED: |
339 | * Used only on em28xx dev->map field, in order to mark an entry | |
340 | * as unused. | |
c69ce615 MCC |
341 | * @EM28XX_AMUX_VIDEO: |
342 | * On devices without AC97, this is the only value that it is currently | |
343 | * allowed. | |
344 | * On devices with AC97, it corresponds to the AC97 mixer "Video" control. | |
345 | * @EM28XX_AMUX_LINE_IN: | |
346 | * Only for devices with AC97. Corresponds to AC97 mixer "Line In". | |
347 | * @EM28XX_AMUX_VIDEO2: | |
348 | * Only for devices with AC97. It means that em28xx should use "Line In" | |
349 | * And AC97 should use the "Video" mixer control. | |
350 | * @EM28XX_AMUX_PHONE: | |
351 | * Only for devices with AC97. Corresponds to AC97 mixer "Phone". | |
352 | * @EM28XX_AMUX_MIC: | |
353 | * Only for devices with AC97. Corresponds to AC97 mixer "Mic". | |
354 | * @EM28XX_AMUX_CD: | |
355 | * Only for devices with AC97. Corresponds to AC97 mixer "CD". | |
356 | * @EM28XX_AMUX_AUX: | |
357 | * Only for devices with AC97. Corresponds to AC97 mixer "Aux". | |
358 | * @EM28XX_AMUX_PCM_OUT: | |
359 | * Only for devices with AC97. Corresponds to AC97 mixer "PCM out". | |
360 | * | |
361 | * The em28xx chip itself has only two audio inputs: tuner and line in. | |
362 | * On almost all devices, only the tuner input is used. | |
363 | * | |
364 | * However, on most devices, an auxiliary AC97 codec device is used, | |
365 | * usually connected to the em28xx tuner input (except for | |
366 | * @EM28XX_AMUX_LINE_IN). | |
367 | * | |
368 | * The AC97 device typically have several different inputs and outputs. | |
369 | * The exact number and description depends on their model. | |
370 | * | |
371 | * It is possible to AC97 to mixer more than one different entries at the | |
372 | * same time, via the alsa mux. | |
5faff789 | 373 | */ |
539c96d0 | 374 | enum em28xx_amux { |
258c4304 MCC |
375 | EM28XX_AMUX_UNUSED = -1, |
376 | EM28XX_AMUX_VIDEO = 0, | |
c69ce615 | 377 | EM28XX_AMUX_LINE_IN, |
5faff789 MCC |
378 | |
379 | /* Some less-common mixer setups */ | |
c69ce615 | 380 | EM28XX_AMUX_VIDEO2, |
5faff789 MCC |
381 | EM28XX_AMUX_PHONE, |
382 | EM28XX_AMUX_MIC, | |
383 | EM28XX_AMUX_CD, | |
384 | EM28XX_AMUX_AUX, | |
385 | EM28XX_AMUX_PCM_OUT, | |
539c96d0 MCC |
386 | }; |
387 | ||
35ae6f04 | 388 | enum em28xx_aout { |
8866f9cf | 389 | /* AC97 outputs */ |
c69ce615 MCC |
390 | EM28XX_AOUT_MASTER = BIT(0), |
391 | EM28XX_AOUT_LINE = BIT(1), | |
392 | EM28XX_AOUT_MONO = BIT(2), | |
393 | EM28XX_AOUT_LFE = BIT(3), | |
394 | EM28XX_AOUT_SURR = BIT(4), | |
8866f9cf MCC |
395 | |
396 | /* PCM IN Mixer - used by AC97_RECORD_SELECT register */ | |
c69ce615 | 397 | EM28XX_AOUT_PCM_IN = BIT(7), |
8866f9cf MCC |
398 | |
399 | /* Bits 10-8 are used to indicate the PCM IN record select */ | |
400 | EM28XX_AOUT_PCM_MIC_PCM = 0 << 8, | |
401 | EM28XX_AOUT_PCM_CD = 1 << 8, | |
402 | EM28XX_AOUT_PCM_VIDEO = 2 << 8, | |
403 | EM28XX_AOUT_PCM_AUX = 3 << 8, | |
404 | EM28XX_AOUT_PCM_LINE = 4 << 8, | |
405 | EM28XX_AOUT_PCM_STEREO = 5 << 8, | |
406 | EM28XX_AOUT_PCM_MONO = 6 << 8, | |
407 | EM28XX_AOUT_PCM_PHONE = 7 << 8, | |
35ae6f04 MCC |
408 | }; |
409 | ||
32929fb4 | 410 | static inline int ac97_return_record_select(int a_out) |
8866f9cf MCC |
411 | { |
412 | return (a_out & 0x700) >> 8; | |
413 | } | |
414 | ||
122b77e5 MCC |
415 | struct em28xx_reg_seq { |
416 | int reg; | |
417 | unsigned char val, mask; | |
418 | int sleep; | |
419 | }; | |
420 | ||
3acf2809 MCC |
421 | struct em28xx_input { |
422 | enum enum28xx_itype type; | |
a6c2ba28 | 423 | unsigned int vmux; |
539c96d0 | 424 | enum em28xx_amux amux; |
35ae6f04 | 425 | enum em28xx_aout aout; |
0108ae7f | 426 | const struct em28xx_reg_seq *gpio; |
a6c2ba28 | 427 | }; |
428 | ||
3acf2809 | 429 | #define INPUT(nr) (&em28xx_boards[dev->model].input[nr]) |
a6c2ba28 | 430 | |
3acf2809 | 431 | enum em28xx_decoder { |
527f09a9 | 432 | EM28XX_NODECODER = 0, |
3acf2809 | 433 | EM28XX_TVP5150, |
ec5de990 | 434 | EM28XX_SAA711X, |
527f09a9 MCC |
435 | }; |
436 | ||
437 | enum em28xx_sensor { | |
438 | EM28XX_NOSENSOR = 0, | |
02e7804b | 439 | EM28XX_MT9V011, |
b80fd2d8 | 440 | EM28XX_MT9M001, |
f2e26ae7 | 441 | EM28XX_MT9M111, |
e4b7131d | 442 | EM28XX_OV2640, |
a6c2ba28 | 443 | }; |
444 | ||
df7fa09c MCC |
445 | enum em28xx_adecoder { |
446 | EM28XX_NOADECODER = 0, | |
447 | EM28XX_TVAUDIO, | |
448 | }; | |
449 | ||
6b8a3170 FS |
450 | enum em28xx_led_role { |
451 | EM28XX_LED_ANALOG_CAPTURING = 0, | |
54e92549 | 452 | EM28XX_LED_DIGITAL_CAPTURING, |
11a2a949 | 453 | EM28XX_LED_DIGITAL_CAPTURING_TS2, |
6063d077 | 454 | EM28XX_LED_ILLUMINATION, |
6b8a3170 FS |
455 | EM28XX_NUM_LED_ROLES, /* must be the last */ |
456 | }; | |
457 | ||
07e4de30 | 458 | struct em28xx_led { |
6b8a3170 | 459 | enum em28xx_led_role role; |
07e4de30 FS |
460 | u8 gpio_reg; |
461 | u8 gpio_mask; | |
462 | bool inverted; | |
463 | }; | |
464 | ||
f5222609 FS |
465 | enum em28xx_button_role { |
466 | EM28XX_BUTTON_SNAPSHOT = 0, | |
6063d077 | 467 | EM28XX_BUTTON_ILLUMINATION, |
f5222609 FS |
468 | EM28XX_NUM_BUTTON_ROLES, /* must be the last */ |
469 | }; | |
470 | ||
471 | struct em28xx_button { | |
472 | enum em28xx_button_role role; | |
473 | u8 reg_r; | |
474 | u8 reg_clearing; | |
475 | u8 mask; | |
476 | bool inverted; | |
477 | }; | |
478 | ||
3acf2809 | 479 | struct em28xx_board { |
a6c2ba28 | 480 | char *name; |
505b6d0b | 481 | int vchannels; |
a6c2ba28 | 482 | int tuner_type; |
66767920 | 483 | int tuner_addr; |
c69ce615 | 484 | unsigned int def_i2c_bus; /* Default I2C bus */ |
a6c2ba28 | 485 | |
486 | /* i2c flags */ | |
487 | unsigned int tda9887_conf; | |
488 | ||
017ab4b1 | 489 | /* GPIO sequences */ |
0108ae7f MCC |
490 | const struct em28xx_reg_seq *dvb_gpio; |
491 | const struct em28xx_reg_seq *suspend_gpio; | |
492 | const struct em28xx_reg_seq *tuner_gpio; | |
493 | const struct em28xx_reg_seq *mute_gpio; | |
122b77e5 | 494 | |
74f38a82 | 495 | unsigned int is_em2800:1; |
a6c2ba28 | 496 | unsigned int has_msp34xx:1; |
5add9a6f | 497 | unsigned int mts_firmware:1; |
c8793b03 | 498 | unsigned int max_range_640_480:1; |
3aefb79a | 499 | unsigned int has_dvb:1; |
be7fd3c3 | 500 | unsigned int has_dual_ts:1; |
c43221df | 501 | unsigned int is_webcam:1; |
95b86a9a | 502 | unsigned int valid:1; |
ac07bb73 | 503 | unsigned int has_ir_i2c:1; |
3abee53e | 504 | |
a2070c66 | 505 | unsigned char xclk, i2c_speed; |
f2cf250a DSL |
506 | unsigned char radio_addr; |
507 | unsigned short tvaudio_addr; | |
a2070c66 | 508 | |
3acf2809 | 509 | enum em28xx_decoder decoder; |
df7fa09c | 510 | enum em28xx_adecoder adecoder; |
a6c2ba28 | 511 | |
3acf2809 | 512 | struct em28xx_input input[MAX_EM28XX_INPUT]; |
0be43754 | 513 | struct em28xx_input radio; |
02858eed | 514 | char *ir_codes; |
07e4de30 FS |
515 | |
516 | /* LEDs that need to be controlled explicitly */ | |
6b8a3170 | 517 | struct em28xx_led *leds; |
f5222609 FS |
518 | |
519 | /* Buttons */ | |
0108ae7f | 520 | const struct em28xx_button *buttons; |
a6c2ba28 | 521 | }; |
522 | ||
3acf2809 | 523 | struct em28xx_eeprom { |
0c28dcc0 FS |
524 | u8 id[4]; /* 1a eb 67 95 */ |
525 | __le16 vendor_ID; | |
526 | __le16 product_ID; | |
a6c2ba28 | 527 | |
0c28dcc0 | 528 | __le16 chip_conf; |
a6c2ba28 | 529 | |
0c28dcc0 | 530 | __le16 board_conf; |
a6c2ba28 | 531 | |
0c28dcc0 | 532 | __le16 string1, string2, string3; |
a6c2ba28 | 533 | |
534 | u8 string_idx_table; | |
535 | }; | |
536 | ||
6d79468d | 537 | #define EM28XX_CAPTURE_STREAM_EN 1 |
3aefb79a MCC |
538 | |
539 | /* em28xx extensions */ | |
6d79468d | 540 | #define EM28XX_AUDIO 0x10 |
3aefb79a | 541 | #define EM28XX_DVB 0x20 |
f4d4e765 | 542 | #define EM28XX_RC 0x30 |
01c28193 | 543 | #define EM28XX_V4L2 0x40 |
6d79468d | 544 | |
8c873d31 DH |
545 | /* em28xx resource types (used for res_get/res_lock etc */ |
546 | #define EM28XX_RESOURCE_VIDEO 0x01 | |
547 | #define EM28XX_RESOURCE_VBI 0x02 | |
548 | ||
95d2608b FS |
549 | struct em28xx_v4l2 { |
550 | struct kref ref; | |
abc1308f | 551 | struct em28xx *dev; |
95d2608b FS |
552 | |
553 | struct v4l2_device v4l2_dev; | |
abc1308f | 554 | struct v4l2_ctrl_handler ctrl_handler; |
ef74a0b9 | 555 | |
d4352f36 HV |
556 | struct video_device vdev; |
557 | struct video_device vbi_dev; | |
558 | struct video_device radio_dev; | |
27a36df6 FS |
559 | |
560 | /* Videobuf2 */ | |
561 | struct vb2_queue vb_vidq; | |
562 | struct vb2_queue vb_vbiq; | |
c69ce615 MCC |
563 | struct mutex vb_queue_lock; /* Protects vb_vidq */ |
564 | struct mutex vb_vbi_queue_lock; /* Protects vb_vbiq */ | |
753aee77 | 565 | |
9297285e FS |
566 | u8 vinmode; |
567 | u8 vinctl; | |
568 | ||
d7dc18da FS |
569 | /* Camera specific fields */ |
570 | int sensor_xres; | |
571 | int sensor_yres; | |
572 | int sensor_xtal; | |
573 | ||
8e2c8717 | 574 | int users; /* user count for exclusive use */ |
8139a4d5 FS |
575 | int streaming_users; /* number of actively streaming users */ |
576 | ||
3854b0d8 FS |
577 | u32 frequency; /* selected tuner frequency */ |
578 | ||
06e20672 | 579 | struct em28xx_fmt *format; |
52faaf78 FS |
580 | v4l2_std_id norm; /* selected tv norm */ |
581 | ||
58159171 FS |
582 | /* Progressive/interlaced mode */ |
583 | bool progressive; | |
584 | int interlaced_fieldmode; /* 1=interlaced fields, 0=just top fields */ | |
585 | /* FIXME: everything else than interlaced_fieldmode=1 doesn't work */ | |
586 | ||
753aee77 FS |
587 | /* Frame properties */ |
588 | int width; /* current frame width */ | |
589 | int height; /* current frame height */ | |
c69ce615 MCC |
590 | unsigned int hscale; /* horizontal scale factor (see datasheet) */ |
591 | unsigned int vscale; /* vertical scale factor (see datasheet) */ | |
753aee77 FS |
592 | unsigned int vbi_width; |
593 | unsigned int vbi_height; /* lines per field */ | |
f0e38230 FS |
594 | |
595 | /* Capture state tracking */ | |
596 | int capture_type; | |
597 | bool top_field; | |
598 | int vbi_read; | |
599 | unsigned int field_count; | |
37ecc7b1 MCC |
600 | |
601 | #ifdef CONFIG_MEDIA_CONTROLLER | |
602 | struct media_pad video_pad, vbi_pad; | |
603 | struct media_entity *decoder; | |
604 | #endif | |
95d2608b FS |
605 | }; |
606 | ||
6d79468d MCC |
607 | struct em28xx_audio { |
608 | char name[50]; | |
c69ce615 | 609 | unsigned int num_urb; |
1b3fd2d3 MCC |
610 | char **transfer_buffer; |
611 | struct urb **urb; | |
6d79468d MCC |
612 | struct usb_device *udev; |
613 | unsigned int capture_transfer_done; | |
614 | struct snd_pcm_substream *capture_pcm_substream; | |
615 | ||
616 | unsigned int hwptr_done_capture; | |
617 | struct snd_card *sndcard; | |
618 | ||
a02b9c23 MCC |
619 | size_t period; |
620 | ||
c744dff2 | 621 | int users; |
c69ce615 | 622 | spinlock_t slock; /* Protects struct em28xx_audio */ |
a5c075cf FS |
623 | |
624 | /* Controls streaming */ | |
625 | struct work_struct wq_trigger; /* trigger to start/stop audio */ | |
626 | atomic_t stream_started; /* stream should be running if true */ | |
6d79468d MCC |
627 | }; |
628 | ||
52284c3e MCC |
629 | struct em28xx; |
630 | ||
a3ea4bf9 FS |
631 | enum em28xx_i2c_algo_type { |
632 | EM28XX_I2C_ALGO_EM28XX = 0, | |
633 | EM28XX_I2C_ALGO_EM2800, | |
634 | EM28XX_I2C_ALGO_EM25XX_BUS_B, | |
635 | }; | |
636 | ||
aab3125c MCC |
637 | struct em28xx_i2c_bus { |
638 | struct em28xx *dev; | |
639 | ||
c69ce615 | 640 | unsigned int bus; |
a3ea4bf9 | 641 | enum em28xx_i2c_algo_type algo_type; |
aab3125c MCC |
642 | }; |
643 | ||
a6c2ba28 | 644 | /* main device struct */ |
3acf2809 | 645 | struct em28xx { |
47677e51 MCC |
646 | struct kref ref; |
647 | ||
c69ce615 | 648 | // Sub-module data |
95d2608b | 649 | struct em28xx_v4l2 *v4l2; |
6743033e FS |
650 | struct em28xx_dvb *dvb; |
651 | struct em28xx_audio adev; | |
652 | struct em28xx_IR *ir; | |
653 | ||
c69ce615 MCC |
654 | // generic device properties |
655 | int model; // index in the device_data struct | |
656 | int devno; // marks the number of this device | |
600bd7f0 | 657 | enum em28xx_chip_id chip_id; |
505b6d0b | 658 | |
c69ce615 | 659 | unsigned int is_em25xx:1; // em25xx/em276x/7x/8x family bridge |
6b338c72 | 660 | unsigned int disconnected:1; // device has been disconnected |
01c28193 | 661 | unsigned int has_video:1; |
ce67943e | 662 | unsigned int is_audio_only:1; |
aa62980b MCC |
663 | unsigned int is_webcam:1; |
664 | unsigned int has_msp34xx:1; | |
cf68c22f | 665 | unsigned int i2c_speed:2; |
920f1e4a | 666 | enum em28xx_int_audio_type int_audio_type; |
c5874208 | 667 | enum em28xx_usb_audio_type usb_audio_type; |
be7fd3c3 | 668 | unsigned char name[32]; |
2665c299 | 669 | |
505b6d0b MCC |
670 | struct em28xx_board board; |
671 | ||
c69ce615 | 672 | enum em28xx_sensor em28xx_sensor; // camera specific |
527f09a9 | 673 | |
c69ce615 | 674 | // Some older em28xx chips needs a waiting time after writing |
89b329ef MCC |
675 | unsigned int wait_after_write; |
676 | ||
74f38a82 MCC |
677 | struct list_head devlist; |
678 | ||
c69ce615 | 679 | u32 i2s_speed; // I2S speed for audio digital stream |
9bb13a6d | 680 | |
35643943 | 681 | struct em28xx_audio_mode audio_mode; |
a6c2ba28 | 682 | |
c69ce615 | 683 | int tuner_type; // type of the tuner |
c7a45e5b | 684 | |
c69ce615 | 685 | // i2c i/o |
c7a45e5b MCC |
686 | struct i2c_adapter i2c_adap[NUM_I2C_BUSES]; |
687 | struct i2c_client i2c_client[NUM_I2C_BUSES]; | |
aab3125c MCC |
688 | struct em28xx_i2c_bus i2c_bus[NUM_I2C_BUSES]; |
689 | ||
87b52439 | 690 | unsigned char eeprom_addrwidth_16bit:1; |
c69ce615 MCC |
691 | unsigned int def_i2c_bus; // Default I2C bus |
692 | unsigned int cur_i2c_bus; // Current I2C bus | |
aab3125c | 693 | struct rt_mutex i2c_bus_lock; |
c7a45e5b | 694 | |
c69ce615 MCC |
695 | // video for linux |
696 | unsigned int ctl_input; // selected input | |
697 | unsigned int ctl_ainput;// selected audio input | |
698 | unsigned int ctl_aoutput;// selected audio output | |
258c4304 MCC |
699 | enum em28xx_amux amux_map[MAX_EM28XX_INPUT]; |
700 | ||
a6c2ba28 | 701 | int mute; |
702 | int volume; | |
753aee77 | 703 | |
c69ce615 MCC |
704 | unsigned long hash; // eeprom hash - for boards with generic ID |
705 | unsigned long i2c_hash; // i2c devicelist hash - | |
706 | // for boards with generic ID | |
03910cc3 | 707 | |
d7448a8d MCC |
708 | struct work_struct request_module_wk; |
709 | ||
c69ce615 MCC |
710 | // locks |
711 | struct mutex lock; /* protects em28xx struct */ | |
f2a2e491 | 712 | struct mutex ctrl_urb_lock; /* protects urb_buf */ |
a6c2ba28 | 713 | |
c69ce615 | 714 | // resources in use |
8c873d31 DH |
715 | unsigned int resources; |
716 | ||
c69ce615 | 717 | // eeprom content |
510e884c FS |
718 | u8 *eedata; |
719 | u16 eedata_len; | |
a6c2ba28 | 720 | |
c69ce615 | 721 | // Isoc control struct |
ad0ebb96 | 722 | struct em28xx_dmaqueue vidq; |
28abf083 | 723 | struct em28xx_dmaqueue vbiq; |
74209dc0 | 724 | struct em28xx_usb_ctl usb_ctl; |
c69ce615 MCC |
725 | |
726 | spinlock_t slock; /* Protects em28xx video/vbi/dvb IRQ stream data */ | |
727 | ||
728 | // usb transfer | |
729 | struct usb_interface *intf; // the usb interface | |
730 | u8 ifnum; // number of the assigned usb interface | |
731 | u8 analog_ep_isoc; // address of isoc endpoint for analog | |
732 | u8 analog_ep_bulk; // address of bulk endpoint for analog | |
733 | u8 dvb_ep_isoc_ts2; // address of isoc endpoint for DVB TS2 | |
734 | u8 dvb_ep_bulk_ts2; // address of bulk endpoint for DVB TS2 | |
735 | u8 dvb_ep_isoc; // address of isoc endpoint for DVB | |
736 | u8 dvb_ep_bulk; // address of bulk endpoint for DVB | |
737 | int alt; // alternate setting | |
738 | int max_pkt_size; // max packet size of the selected ep at alt | |
739 | int packet_multiplier; // multiplier for wMaxPacketSize, used for | |
740 | // URB buffer size definition | |
741 | int num_alt; // number of alternative settings | |
742 | unsigned int *alt_max_pkt_size_isoc; // array of isoc wMaxPacketSize | |
743 | unsigned int analog_xfer_bulk:1; // use bulk instead of isoc | |
744 | // transfers for analog | |
745 | int dvb_alt_isoc; // alternate setting for DVB isoc transfers | |
746 | unsigned int dvb_max_pkt_size_isoc; // isoc max packet size of the | |
747 | // selected DVB ep at dvb_alt | |
748 | unsigned int dvb_max_pkt_size_isoc_ts2; // isoc max packet size of the | |
749 | // selected DVB ep at dvb_alt | |
750 | unsigned int dvb_xfer_bulk:1; // use bulk instead of isoc | |
751 | // transfers for DVB | |
752 | char urb_buf[URB_MAX_CTRL_SIZE]; // urb control msg buffer | |
753 | ||
754 | // helper funcs that call usb_control_msg | |
fdf1bc9f MCC |
755 | int (*em28xx_write_regs)(struct em28xx *dev, u16 reg, |
756 | char *buf, int len); | |
757 | int (*em28xx_read_reg)(struct em28xx *dev, u16 reg); | |
758 | int (*em28xx_read_reg_req_len)(struct em28xx *dev, u8 req, u16 reg, | |
759 | char *buf, int len); | |
760 | int (*em28xx_write_regs_req)(struct em28xx *dev, u8 req, u16 reg, | |
761 | char *buf, int len); | |
762 | int (*em28xx_read_reg_req)(struct em28xx *dev, u8 req, u16 reg); | |
3aefb79a MCC |
763 | |
764 | enum em28xx_mode mode; | |
765 | ||
c69ce615 | 766 | // Button state polling |
f5222609 FS |
767 | struct delayed_work buttons_query_work; |
768 | u8 button_polling_addresses[EM28XX_NUM_BUTTON_ADDRESSES_MAX]; | |
7763481a | 769 | u8 button_polling_last_values[EM28XX_NUM_BUTTON_ADDRESSES_MAX]; |
f5222609 | 770 | u8 num_button_polling_addresses; |
c69ce615 MCC |
771 | u16 button_polling_interval; // [ms] |
772 | // Snapshot button input device | |
773 | char snapshot_button_path[30]; // path of the input dev | |
a9fc52bc | 774 | struct input_dev *sbutton_input_dev; |
37ecc7b1 MCC |
775 | |
776 | #ifdef CONFIG_MEDIA_CONTROLLER | |
777 | struct media_device *media_dev; | |
778 | struct media_entity input_ent[MAX_EM28XX_INPUT]; | |
779 | struct media_pad input_pad[MAX_EM28XX_INPUT]; | |
780 | #endif | |
be7fd3c3 BL |
781 | |
782 | struct em28xx *dev_next; | |
783 | int ts; | |
a6c2ba28 | 784 | }; |
785 | ||
47677e51 MCC |
786 | #define kref_to_dev(d) container_of(d, struct em28xx, ref) |
787 | ||
6d79468d MCC |
788 | struct em28xx_ops { |
789 | struct list_head next; | |
790 | char *name; | |
791 | int id; | |
c69ce615 MCC |
792 | int (*init)(struct em28xx *dev); |
793 | int (*fini)(struct em28xx *dev); | |
794 | int (*suspend)(struct em28xx *dev); | |
795 | int (*resume)(struct em28xx *dev); | |
a3a048ce MCC |
796 | }; |
797 | ||
3acf2809 | 798 | /* Provided by em28xx-i2c.c */ |
c69ce615 MCC |
799 | void em28xx_do_i2c_scan(struct em28xx *dev, unsigned int bus); |
800 | int em28xx_i2c_register(struct em28xx *dev, unsigned int bus, | |
a3ea4bf9 | 801 | enum em28xx_i2c_algo_type algo_type); |
c69ce615 | 802 | int em28xx_i2c_unregister(struct em28xx *dev, unsigned int bus); |
a6c2ba28 | 803 | |
3acf2809 | 804 | /* Provided by em28xx-core.c */ |
3acf2809 | 805 | int em28xx_read_reg_req_len(struct em28xx *dev, u8 req, u16 reg, |
a6c2ba28 | 806 | char *buf, int len); |
3acf2809 MCC |
807 | int em28xx_read_reg_req(struct em28xx *dev, u8 req, u16 reg); |
808 | int em28xx_read_reg(struct em28xx *dev, u16 reg); | |
809 | int em28xx_write_regs_req(struct em28xx *dev, u8 req, u16 reg, char *buf, | |
a6c2ba28 | 810 | int len); |
3acf2809 | 811 | int em28xx_write_regs(struct em28xx *dev, u16 reg, char *buf, int len); |
b6972489 | 812 | int em28xx_write_reg(struct em28xx *dev, u16 reg, u8 val); |
1bad429e | 813 | int em28xx_write_reg_bits(struct em28xx *dev, u16 reg, u8 val, |
fdf1bc9f | 814 | u8 bitmask); |
6063d077 | 815 | int em28xx_toggle_reg_bits(struct em28xx *dev, u16 reg, u8 bitmask); |
b6972489 | 816 | |
531c98e7 MCC |
817 | int em28xx_read_ac97(struct em28xx *dev, u8 reg); |
818 | int em28xx_write_ac97(struct em28xx *dev, u8 reg, u16 val); | |
819 | ||
3acf2809 | 820 | int em28xx_audio_analog_set(struct em28xx *dev); |
35643943 | 821 | int em28xx_audio_setup(struct em28xx *dev); |
539c96d0 | 822 | |
6b8a3170 FS |
823 | const struct em28xx_led *em28xx_find_led(struct em28xx *dev, |
824 | enum em28xx_led_role role); | |
3acf2809 | 825 | int em28xx_capture_start(struct em28xx *dev, int start); |
6ddd89d0 FS |
826 | int em28xx_alloc_urbs(struct em28xx *dev, enum em28xx_mode mode, int xfer_bulk, |
827 | int num_bufs, int max_pkt_size, int packet_multiplier); | |
057ca0da FS |
828 | int em28xx_init_usb_xfer(struct em28xx *dev, enum em28xx_mode mode, |
829 | int xfer_bulk, | |
830 | int num_bufs, int max_pkt_size, int packet_multiplier, | |
831 | int (*urb_data_copy) | |
832 | (struct em28xx *dev, struct urb *urb)); | |
afb177e0 | 833 | void em28xx_uninit_usb_xfer(struct em28xx *dev, enum em28xx_mode mode); |
5f5f147f | 834 | void em28xx_stop_urbs(struct em28xx *dev); |
c67ec53f | 835 | int em28xx_set_mode(struct em28xx *dev, enum em28xx_mode set_mode); |
0108ae7f | 836 | int em28xx_gpio_set(struct em28xx *dev, const struct em28xx_reg_seq *gpio); |
6d79468d MCC |
837 | int em28xx_register_extension(struct em28xx_ops *dev); |
838 | void em28xx_unregister_extension(struct em28xx_ops *dev); | |
1a23f81b MCC |
839 | void em28xx_init_extension(struct em28xx *dev); |
840 | void em28xx_close_extension(struct em28xx *dev); | |
9c669b73 SK |
841 | int em28xx_suspend_extension(struct em28xx *dev); |
842 | int em28xx_resume_extension(struct em28xx *dev); | |
1a23f81b | 843 | |
3acf2809 | 844 | /* Provided by em28xx-cards.c */ |
0108ae7f | 845 | extern const struct em28xx_board em28xx_boards[]; |
3acf2809 | 846 | extern struct usb_device_id em28xx_id_table[]; |
d7cba043 | 847 | int em28xx_tuner_callback(void *ptr, int component, int command, int arg); |
ee97207c | 848 | void em28xx_setup_xc3028(struct em28xx *dev, struct xc2028_ctrl *ctl); |
47677e51 | 849 | void em28xx_free_device(struct kref *ref); |
c8793b03 | 850 | |
855ff38e FS |
851 | /* Provided by em28xx-camera.c */ |
852 | int em28xx_detect_sensor(struct em28xx *dev); | |
853 | int em28xx_init_camera(struct em28xx *dev); | |
854 | ||
a6c2ba28 | 855 | #endif |