Merge branch 'dmaengine' into async-tx-next
[linux-block.git] / drivers / lguest / page_tables.c
CommitLineData
f938d2c8
RR
1/*P:700 The pagetable code, on the other hand, still shows the scars of
2 * previous encounters. It's functional, and as neat as it can be in the
3 * circumstances, but be wary, for these things are subtle and break easily.
4 * The Guest provides a virtual to physical mapping, but we can neither trust
a6bd8e13
RR
5 * it nor use it: we verify and convert it here then point the CPU to the
6 * converted Guest pages when running the Guest. :*/
f938d2c8
RR
7
8/* Copyright (C) Rusty Russell IBM Corporation 2006.
d7e28ffe
RR
9 * GPL v2 and any later version */
10#include <linux/mm.h>
11#include <linux/types.h>
12#include <linux/spinlock.h>
13#include <linux/random.h>
14#include <linux/percpu.h>
15#include <asm/tlbflush.h>
47436aa4 16#include <asm/uaccess.h>
58a24566 17#include <asm/bootparam.h>
d7e28ffe
RR
18#include "lg.h"
19
f56a384e
RR
20/*M:008 We hold reference to pages, which prevents them from being swapped.
21 * It'd be nice to have a callback in the "struct mm_struct" when Linux wants
22 * to swap out. If we had this, and a shrinker callback to trim PTE pages, we
23 * could probably consider launching Guests as non-root. :*/
24
bff672e6
RR
25/*H:300
26 * The Page Table Code
27 *
28 * We use two-level page tables for the Guest. If you're not entirely
29 * comfortable with virtual addresses, physical addresses and page tables then
e1e72965
RR
30 * I recommend you review arch/x86/lguest/boot.c's "Page Table Handling" (with
31 * diagrams!).
bff672e6
RR
32 *
33 * The Guest keeps page tables, but we maintain the actual ones here: these are
34 * called "shadow" page tables. Which is a very Guest-centric name: these are
35 * the real page tables the CPU uses, although we keep them up to date to
36 * reflect the Guest's. (See what I mean about weird naming? Since when do
37 * shadows reflect anything?)
38 *
39 * Anyway, this is the most complicated part of the Host code. There are seven
40 * parts to this:
e1e72965
RR
41 * (i) Looking up a page table entry when the Guest faults,
42 * (ii) Making sure the Guest stack is mapped,
43 * (iii) Setting up a page table entry when the Guest tells us one has changed,
bff672e6 44 * (iv) Switching page tables,
e1e72965 45 * (v) Flushing (throwing away) page tables,
bff672e6
RR
46 * (vi) Mapping the Switcher when the Guest is about to run,
47 * (vii) Setting up the page tables initially.
48 :*/
49
bff672e6
RR
50
51/* 1024 entries in a page table page maps 1024 pages: 4MB. The Switcher is
52 * conveniently placed at the top 4MB, so it uses a separate, complete PTE
53 * page. */
df29f43e 54#define SWITCHER_PGD_INDEX (PTRS_PER_PGD - 1)
d7e28ffe 55
acdd0b62
MZ
56/* For PAE we need the PMD index as well. We use the last 2MB, so we
57 * will need the last pmd entry of the last pmd page. */
58#ifdef CONFIG_X86_PAE
59#define SWITCHER_PMD_INDEX (PTRS_PER_PMD - 1)
60#define RESERVE_MEM 2U
61#define CHECK_GPGD_MASK _PAGE_PRESENT
62#else
63#define RESERVE_MEM 4U
64#define CHECK_GPGD_MASK _PAGE_TABLE
65#endif
66
bff672e6
RR
67/* We actually need a separate PTE page for each CPU. Remember that after the
68 * Switcher code itself comes two pages for each CPU, and we don't want this
69 * CPU's guest to see the pages of any other CPU. */
df29f43e 70static DEFINE_PER_CPU(pte_t *, switcher_pte_pages);
d7e28ffe
RR
71#define switcher_pte_page(cpu) per_cpu(switcher_pte_pages, cpu)
72
e1e72965
RR
73/*H:320 The page table code is curly enough to need helper functions to keep it
74 * clear and clean.
bff672e6 75 *
df29f43e 76 * There are two functions which return pointers to the shadow (aka "real")
bff672e6
RR
77 * page tables.
78 *
79 * spgd_addr() takes the virtual address and returns a pointer to the top-level
e1e72965
RR
80 * page directory entry (PGD) for that address. Since we keep track of several
81 * page tables, the "i" argument tells us which one we're interested in (it's
bff672e6 82 * usually the current one). */
382ac6b3 83static pgd_t *spgd_addr(struct lg_cpu *cpu, u32 i, unsigned long vaddr)
d7e28ffe 84{
df29f43e 85 unsigned int index = pgd_index(vaddr);
d7e28ffe 86
acdd0b62 87#ifndef CONFIG_X86_PAE
bff672e6 88 /* We kill any Guest trying to touch the Switcher addresses. */
d7e28ffe 89 if (index >= SWITCHER_PGD_INDEX) {
382ac6b3 90 kill_guest(cpu, "attempt to access switcher pages");
d7e28ffe
RR
91 index = 0;
92 }
acdd0b62 93#endif
bff672e6 94 /* Return a pointer index'th pgd entry for the i'th page table. */
382ac6b3 95 return &cpu->lg->pgdirs[i].pgdir[index];
d7e28ffe
RR
96}
97
acdd0b62
MZ
98#ifdef CONFIG_X86_PAE
99/* This routine then takes the PGD entry given above, which contains the
100 * address of the PMD page. It then returns a pointer to the PMD entry for the
101 * given address. */
102static pmd_t *spmd_addr(struct lg_cpu *cpu, pgd_t spgd, unsigned long vaddr)
103{
104 unsigned int index = pmd_index(vaddr);
105 pmd_t *page;
106
107 /* We kill any Guest trying to touch the Switcher addresses. */
108 if (pgd_index(vaddr) == SWITCHER_PGD_INDEX &&
109 index >= SWITCHER_PMD_INDEX) {
110 kill_guest(cpu, "attempt to access switcher pages");
111 index = 0;
112 }
113
114 /* You should never call this if the PGD entry wasn't valid */
115 BUG_ON(!(pgd_flags(spgd) & _PAGE_PRESENT));
116 page = __va(pgd_pfn(spgd) << PAGE_SHIFT);
117
118 return &page[index];
119}
120#endif
121
e1e72965
RR
122/* This routine then takes the page directory entry returned above, which
123 * contains the address of the page table entry (PTE) page. It then returns a
124 * pointer to the PTE entry for the given address. */
acdd0b62 125static pte_t *spte_addr(struct lg_cpu *cpu, pgd_t spgd, unsigned long vaddr)
d7e28ffe 126{
acdd0b62
MZ
127#ifdef CONFIG_X86_PAE
128 pmd_t *pmd = spmd_addr(cpu, spgd, vaddr);
129 pte_t *page = __va(pmd_pfn(*pmd) << PAGE_SHIFT);
130
131 /* You should never call this if the PMD entry wasn't valid */
132 BUG_ON(!(pmd_flags(*pmd) & _PAGE_PRESENT));
133#else
df29f43e 134 pte_t *page = __va(pgd_pfn(spgd) << PAGE_SHIFT);
bff672e6 135 /* You should never call this if the PGD entry wasn't valid */
df29f43e 136 BUG_ON(!(pgd_flags(spgd) & _PAGE_PRESENT));
acdd0b62
MZ
137#endif
138
90603d15 139 return &page[pte_index(vaddr)];
d7e28ffe
RR
140}
141
bff672e6
RR
142/* These two functions just like the above two, except they access the Guest
143 * page tables. Hence they return a Guest address. */
1713608f 144static unsigned long gpgd_addr(struct lg_cpu *cpu, unsigned long vaddr)
d7e28ffe 145{
df29f43e 146 unsigned int index = vaddr >> (PGDIR_SHIFT);
1713608f 147 return cpu->lg->pgdirs[cpu->cpu_pgd].gpgdir + index * sizeof(pgd_t);
d7e28ffe
RR
148}
149
acdd0b62
MZ
150#ifdef CONFIG_X86_PAE
151static unsigned long gpmd_addr(pgd_t gpgd, unsigned long vaddr)
d7e28ffe 152{
df29f43e
MZ
153 unsigned long gpage = pgd_pfn(gpgd) << PAGE_SHIFT;
154 BUG_ON(!(pgd_flags(gpgd) & _PAGE_PRESENT));
acdd0b62
MZ
155 return gpage + pmd_index(vaddr) * sizeof(pmd_t);
156}
acdd0b62
MZ
157
158static unsigned long gpte_addr(struct lg_cpu *cpu,
92b4d8df 159 pmd_t gpmd, unsigned long vaddr)
acdd0b62 160{
92b4d8df 161 unsigned long gpage = pmd_pfn(gpmd) << PAGE_SHIFT;
acdd0b62 162
acdd0b62 163 BUG_ON(!(pmd_flags(gpmd) & _PAGE_PRESENT));
92b4d8df
RR
164 return gpage + pte_index(vaddr) * sizeof(pte_t);
165}
acdd0b62 166#else
92b4d8df
RR
167static unsigned long gpte_addr(struct lg_cpu *cpu,
168 pgd_t gpgd, unsigned long vaddr)
169{
170 unsigned long gpage = pgd_pfn(gpgd) << PAGE_SHIFT;
171
172 BUG_ON(!(pgd_flags(gpgd) & _PAGE_PRESENT));
90603d15 173 return gpage + pte_index(vaddr) * sizeof(pte_t);
d7e28ffe 174}
92b4d8df 175#endif
a6bd8e13
RR
176/*:*/
177
71a3f4ed
RR
178/*M:014 get_pfn is slow: we could probably try to grab batches of pages here as
179 * an optimization (ie. pre-faulting). :*/
d7e28ffe 180
bff672e6
RR
181/*H:350 This routine takes a page number given by the Guest and converts it to
182 * an actual, physical page number. It can fail for several reasons: the
183 * virtual address might not be mapped by the Launcher, the write flag is set
184 * and the page is read-only, or the write flag was set and the page was
185 * shared so had to be copied, but we ran out of memory.
186 *
a6bd8e13
RR
187 * This holds a reference to the page, so release_pte() is careful to put that
188 * back. */
d7e28ffe
RR
189static unsigned long get_pfn(unsigned long virtpfn, int write)
190{
191 struct page *page;
71a3f4ed
RR
192
193 /* gup me one page at this address please! */
194 if (get_user_pages_fast(virtpfn << PAGE_SHIFT, 1, write, &page) == 1)
195 return page_to_pfn(page);
196
bff672e6 197 /* This value indicates failure. */
71a3f4ed 198 return -1UL;
d7e28ffe
RR
199}
200
bff672e6
RR
201/*H:340 Converting a Guest page table entry to a shadow (ie. real) page table
202 * entry can be a little tricky. The flags are (almost) the same, but the
203 * Guest PTE contains a virtual page number: the CPU needs the real page
204 * number. */
382ac6b3 205static pte_t gpte_to_spte(struct lg_cpu *cpu, pte_t gpte, int write)
d7e28ffe 206{
df29f43e 207 unsigned long pfn, base, flags;
d7e28ffe 208
bff672e6
RR
209 /* The Guest sets the global flag, because it thinks that it is using
210 * PGE. We only told it to use PGE so it would tell us whether it was
211 * flushing a kernel mapping or a userspace mapping. We don't actually
212 * use the global bit, so throw it away. */
df29f43e 213 flags = (pte_flags(gpte) & ~_PAGE_GLOBAL);
bff672e6 214
3c6b5bfa 215 /* The Guest's pages are offset inside the Launcher. */
382ac6b3 216 base = (unsigned long)cpu->lg->mem_base / PAGE_SIZE;
3c6b5bfa 217
bff672e6
RR
218 /* We need a temporary "unsigned long" variable to hold the answer from
219 * get_pfn(), because it returns 0xFFFFFFFF on failure, which wouldn't
220 * fit in spte.pfn. get_pfn() finds the real physical number of the
221 * page, given the virtual number. */
df29f43e 222 pfn = get_pfn(base + pte_pfn(gpte), write);
d7e28ffe 223 if (pfn == -1UL) {
382ac6b3 224 kill_guest(cpu, "failed to get page %lu", pte_pfn(gpte));
bff672e6
RR
225 /* When we destroy the Guest, we'll go through the shadow page
226 * tables and release_pte() them. Make sure we don't think
227 * this one is valid! */
df29f43e 228 flags = 0;
d7e28ffe 229 }
df29f43e
MZ
230 /* Now we assemble our shadow PTE from the page number and flags. */
231 return pfn_pte(pfn, __pgprot(flags));
d7e28ffe
RR
232}
233
bff672e6 234/*H:460 And to complete the chain, release_pte() looks like this: */
df29f43e 235static void release_pte(pte_t pte)
d7e28ffe 236{
71a3f4ed 237 /* Remember that get_user_pages_fast() took a reference to the page, in
bff672e6 238 * get_pfn()? We have to put it back now. */
df29f43e 239 if (pte_flags(pte) & _PAGE_PRESENT)
90603d15 240 put_page(pte_page(pte));
d7e28ffe 241}
bff672e6 242/*:*/
d7e28ffe 243
382ac6b3 244static void check_gpte(struct lg_cpu *cpu, pte_t gpte)
d7e28ffe 245{
31f4b46e
AD
246 if ((pte_flags(gpte) & _PAGE_PSE) ||
247 pte_pfn(gpte) >= cpu->lg->pfn_limit)
382ac6b3 248 kill_guest(cpu, "bad page table entry");
d7e28ffe
RR
249}
250
382ac6b3 251static void check_gpgd(struct lg_cpu *cpu, pgd_t gpgd)
d7e28ffe 252{
acdd0b62 253 if ((pgd_flags(gpgd) & ~CHECK_GPGD_MASK) ||
382ac6b3
GOC
254 (pgd_pfn(gpgd) >= cpu->lg->pfn_limit))
255 kill_guest(cpu, "bad page directory entry");
d7e28ffe
RR
256}
257
acdd0b62
MZ
258#ifdef CONFIG_X86_PAE
259static void check_gpmd(struct lg_cpu *cpu, pmd_t gpmd)
260{
261 if ((pmd_flags(gpmd) & ~_PAGE_TABLE) ||
262 (pmd_pfn(gpmd) >= cpu->lg->pfn_limit))
263 kill_guest(cpu, "bad page middle directory entry");
264}
265#endif
266
bff672e6 267/*H:330
e1e72965 268 * (i) Looking up a page table entry when the Guest faults.
bff672e6
RR
269 *
270 * We saw this call in run_guest(): when we see a page fault in the Guest, we
271 * come here. That's because we only set up the shadow page tables lazily as
272 * they're needed, so we get page faults all the time and quietly fix them up
273 * and return to the Guest without it knowing.
274 *
275 * If we fixed up the fault (ie. we mapped the address), this routine returns
e1e72965 276 * true. Otherwise, it was a real fault and we need to tell the Guest. */
df1693ab 277bool demand_page(struct lg_cpu *cpu, unsigned long vaddr, int errcode)
d7e28ffe 278{
df29f43e
MZ
279 pgd_t gpgd;
280 pgd_t *spgd;
d7e28ffe 281 unsigned long gpte_ptr;
df29f43e
MZ
282 pte_t gpte;
283 pte_t *spte;
d7e28ffe 284
acdd0b62
MZ
285#ifdef CONFIG_X86_PAE
286 pmd_t *spmd;
287 pmd_t gpmd;
288#endif
289
bff672e6 290 /* First step: get the top-level Guest page table entry. */
382ac6b3 291 gpgd = lgread(cpu, gpgd_addr(cpu, vaddr), pgd_t);
bff672e6 292 /* Toplevel not present? We can't map it in. */
df29f43e 293 if (!(pgd_flags(gpgd) & _PAGE_PRESENT))
df1693ab 294 return false;
d7e28ffe 295
bff672e6 296 /* Now look at the matching shadow entry. */
382ac6b3 297 spgd = spgd_addr(cpu, cpu->cpu_pgd, vaddr);
df29f43e 298 if (!(pgd_flags(*spgd) & _PAGE_PRESENT)) {
bff672e6 299 /* No shadow entry: allocate a new shadow PTE page. */
d7e28ffe 300 unsigned long ptepage = get_zeroed_page(GFP_KERNEL);
bff672e6
RR
301 /* This is not really the Guest's fault, but killing it is
302 * simple for this corner case. */
d7e28ffe 303 if (!ptepage) {
382ac6b3 304 kill_guest(cpu, "out of memory allocating pte page");
df1693ab 305 return false;
d7e28ffe 306 }
bff672e6 307 /* We check that the Guest pgd is OK. */
382ac6b3 308 check_gpgd(cpu, gpgd);
bff672e6
RR
309 /* And we copy the flags to the shadow PGD entry. The page
310 * number in the shadow PGD is the page we just allocated. */
acdd0b62 311 set_pgd(spgd, __pgd(__pa(ptepage) | pgd_flags(gpgd)));
d7e28ffe
RR
312 }
313
acdd0b62
MZ
314#ifdef CONFIG_X86_PAE
315 gpmd = lgread(cpu, gpmd_addr(gpgd, vaddr), pmd_t);
316 /* middle level not present? We can't map it in. */
317 if (!(pmd_flags(gpmd) & _PAGE_PRESENT))
318 return false;
319
320 /* Now look at the matching shadow entry. */
321 spmd = spmd_addr(cpu, *spgd, vaddr);
322
323 if (!(pmd_flags(*spmd) & _PAGE_PRESENT)) {
324 /* No shadow entry: allocate a new shadow PTE page. */
325 unsigned long ptepage = get_zeroed_page(GFP_KERNEL);
326
327 /* This is not really the Guest's fault, but killing it is
328 * simple for this corner case. */
329 if (!ptepage) {
330 kill_guest(cpu, "out of memory allocating pte page");
331 return false;
332 }
333
334 /* We check that the Guest pmd is OK. */
335 check_gpmd(cpu, gpmd);
336
337 /* And we copy the flags to the shadow PMD entry. The page
338 * number in the shadow PMD is the page we just allocated. */
339 native_set_pmd(spmd, __pmd(__pa(ptepage) | pmd_flags(gpmd)));
340 }
92b4d8df
RR
341
342 /* OK, now we look at the lower level in the Guest page table: keep its
343 * address, because we might update it later. */
344 gpte_ptr = gpte_addr(cpu, gpmd, vaddr);
345#else
bff672e6
RR
346 /* OK, now we look at the lower level in the Guest page table: keep its
347 * address, because we might update it later. */
acdd0b62 348 gpte_ptr = gpte_addr(cpu, gpgd, vaddr);
92b4d8df 349#endif
382ac6b3 350 gpte = lgread(cpu, gpte_ptr, pte_t);
d7e28ffe 351
bff672e6 352 /* If this page isn't in the Guest page tables, we can't page it in. */
df29f43e 353 if (!(pte_flags(gpte) & _PAGE_PRESENT))
df1693ab 354 return false;
d7e28ffe 355
bff672e6
RR
356 /* Check they're not trying to write to a page the Guest wants
357 * read-only (bit 2 of errcode == write). */
df29f43e 358 if ((errcode & 2) && !(pte_flags(gpte) & _PAGE_RW))
df1693ab 359 return false;
d7e28ffe 360
e1e72965 361 /* User access to a kernel-only page? (bit 3 == user access) */
df29f43e 362 if ((errcode & 4) && !(pte_flags(gpte) & _PAGE_USER))
df1693ab 363 return false;
d7e28ffe 364
bff672e6
RR
365 /* Check that the Guest PTE flags are OK, and the page number is below
366 * the pfn_limit (ie. not mapping the Launcher binary). */
382ac6b3 367 check_gpte(cpu, gpte);
e1e72965 368
bff672e6 369 /* Add the _PAGE_ACCESSED and (for a write) _PAGE_DIRTY flag */
df29f43e 370 gpte = pte_mkyoung(gpte);
d7e28ffe 371 if (errcode & 2)
df29f43e 372 gpte = pte_mkdirty(gpte);
d7e28ffe 373
bff672e6 374 /* Get the pointer to the shadow PTE entry we're going to set. */
acdd0b62 375 spte = spte_addr(cpu, *spgd, vaddr);
bff672e6
RR
376 /* If there was a valid shadow PTE entry here before, we release it.
377 * This can happen with a write to a previously read-only entry. */
d7e28ffe
RR
378 release_pte(*spte);
379
bff672e6
RR
380 /* If this is a write, we insist that the Guest page is writable (the
381 * final arg to gpte_to_spte()). */
df29f43e 382 if (pte_dirty(gpte))
382ac6b3 383 *spte = gpte_to_spte(cpu, gpte, 1);
df29f43e 384 else
bff672e6
RR
385 /* If this is a read, don't set the "writable" bit in the page
386 * table entry, even if the Guest says it's writable. That way
e1e72965
RR
387 * we will come back here when a write does actually occur, so
388 * we can update the Guest's _PAGE_DIRTY flag. */
90603d15 389 native_set_pte(spte, gpte_to_spte(cpu, pte_wrprotect(gpte), 0));
d7e28ffe 390
bff672e6
RR
391 /* Finally, we write the Guest PTE entry back: we've set the
392 * _PAGE_ACCESSED and maybe the _PAGE_DIRTY flags. */
382ac6b3 393 lgwrite(cpu, gpte_ptr, pte_t, gpte);
bff672e6 394
e1e72965
RR
395 /* The fault is fixed, the page table is populated, the mapping
396 * manipulated, the result returned and the code complete. A small
397 * delay and a trace of alliteration are the only indications the Guest
398 * has that a page fault occurred at all. */
df1693ab 399 return true;
d7e28ffe
RR
400}
401
e1e72965
RR
402/*H:360
403 * (ii) Making sure the Guest stack is mapped.
bff672e6 404 *
e1e72965
RR
405 * Remember that direct traps into the Guest need a mapped Guest kernel stack.
406 * pin_stack_pages() calls us here: we could simply call demand_page(), but as
407 * we've seen that logic is quite long, and usually the stack pages are already
408 * mapped, so it's overkill.
bff672e6
RR
409 *
410 * This is a quick version which answers the question: is this virtual address
411 * mapped by the shadow page tables, and is it writable? */
df1693ab 412static bool page_writable(struct lg_cpu *cpu, unsigned long vaddr)
d7e28ffe 413{
df29f43e 414 pgd_t *spgd;
d7e28ffe
RR
415 unsigned long flags;
416
acdd0b62
MZ
417#ifdef CONFIG_X86_PAE
418 pmd_t *spmd;
419#endif
e1e72965 420 /* Look at the current top level entry: is it present? */
382ac6b3 421 spgd = spgd_addr(cpu, cpu->cpu_pgd, vaddr);
df29f43e 422 if (!(pgd_flags(*spgd) & _PAGE_PRESENT))
df1693ab 423 return false;
d7e28ffe 424
acdd0b62
MZ
425#ifdef CONFIG_X86_PAE
426 spmd = spmd_addr(cpu, *spgd, vaddr);
427 if (!(pmd_flags(*spmd) & _PAGE_PRESENT))
428 return false;
429#endif
430
bff672e6
RR
431 /* Check the flags on the pte entry itself: it must be present and
432 * writable. */
acdd0b62 433 flags = pte_flags(*(spte_addr(cpu, *spgd, vaddr)));
df29f43e 434
d7e28ffe
RR
435 return (flags & (_PAGE_PRESENT|_PAGE_RW)) == (_PAGE_PRESENT|_PAGE_RW);
436}
437
bff672e6
RR
438/* So, when pin_stack_pages() asks us to pin a page, we check if it's already
439 * in the page tables, and if not, we call demand_page() with error code 2
440 * (meaning "write"). */
1713608f 441void pin_page(struct lg_cpu *cpu, unsigned long vaddr)
d7e28ffe 442{
1713608f 443 if (!page_writable(cpu, vaddr) && !demand_page(cpu, vaddr, 2))
382ac6b3 444 kill_guest(cpu, "bad stack page %#lx", vaddr);
d7e28ffe
RR
445}
446
acdd0b62
MZ
447#ifdef CONFIG_X86_PAE
448static void release_pmd(pmd_t *spmd)
449{
450 /* If the entry's not present, there's nothing to release. */
451 if (pmd_flags(*spmd) & _PAGE_PRESENT) {
452 unsigned int i;
453 pte_t *ptepage = __va(pmd_pfn(*spmd) << PAGE_SHIFT);
454 /* For each entry in the page, we might need to release it. */
455 for (i = 0; i < PTRS_PER_PTE; i++)
456 release_pte(ptepage[i]);
457 /* Now we can free the page of PTEs */
458 free_page((long)ptepage);
459 /* And zero out the PMD entry so we never release it twice. */
460 native_set_pmd(spmd, __pmd(0));
461 }
462}
463
464static void release_pgd(pgd_t *spgd)
465{
466 /* If the entry's not present, there's nothing to release. */
467 if (pgd_flags(*spgd) & _PAGE_PRESENT) {
468 unsigned int i;
469 pmd_t *pmdpage = __va(pgd_pfn(*spgd) << PAGE_SHIFT);
470
471 for (i = 0; i < PTRS_PER_PMD; i++)
472 release_pmd(&pmdpage[i]);
473
474 /* Now we can free the page of PMDs */
475 free_page((long)pmdpage);
476 /* And zero out the PGD entry so we never release it twice. */
477 set_pgd(spgd, __pgd(0));
478 }
479}
480
481#else /* !CONFIG_X86_PAE */
bff672e6 482/*H:450 If we chase down the release_pgd() code, it looks like this: */
90603d15 483static void release_pgd(pgd_t *spgd)
d7e28ffe 484{
bff672e6 485 /* If the entry's not present, there's nothing to release. */
df29f43e 486 if (pgd_flags(*spgd) & _PAGE_PRESENT) {
d7e28ffe 487 unsigned int i;
bff672e6
RR
488 /* Converting the pfn to find the actual PTE page is easy: turn
489 * the page number into a physical address, then convert to a
490 * virtual address (easy for kernel pages like this one). */
df29f43e 491 pte_t *ptepage = __va(pgd_pfn(*spgd) << PAGE_SHIFT);
bff672e6 492 /* For each entry in the page, we might need to release it. */
df29f43e 493 for (i = 0; i < PTRS_PER_PTE; i++)
d7e28ffe 494 release_pte(ptepage[i]);
bff672e6 495 /* Now we can free the page of PTEs */
d7e28ffe 496 free_page((long)ptepage);
e1e72965 497 /* And zero out the PGD entry so we never release it twice. */
df29f43e 498 *spgd = __pgd(0);
d7e28ffe
RR
499 }
500}
acdd0b62 501#endif
e1e72965
RR
502/*H:445 We saw flush_user_mappings() twice: once from the flush_user_mappings()
503 * hypercall and once in new_pgdir() when we re-used a top-level pgdir page.
504 * It simply releases every PTE page from 0 up to the Guest's kernel address. */
d7e28ffe
RR
505static void flush_user_mappings(struct lguest *lg, int idx)
506{
507 unsigned int i;
bff672e6 508 /* Release every pgd entry up to the kernel's address. */
47436aa4 509 for (i = 0; i < pgd_index(lg->kernel_address); i++)
90603d15 510 release_pgd(lg->pgdirs[idx].pgdir + i);
d7e28ffe
RR
511}
512
e1e72965
RR
513/*H:440 (v) Flushing (throwing away) page tables,
514 *
515 * The Guest has a hypercall to throw away the page tables: it's used when a
516 * large number of mappings have been changed. */
1713608f 517void guest_pagetable_flush_user(struct lg_cpu *cpu)
d7e28ffe 518{
bff672e6 519 /* Drop the userspace part of the current page table. */
1713608f 520 flush_user_mappings(cpu->lg, cpu->cpu_pgd);
d7e28ffe 521}
bff672e6 522/*:*/
d7e28ffe 523
47436aa4 524/* We walk down the guest page tables to get a guest-physical address */
1713608f 525unsigned long guest_pa(struct lg_cpu *cpu, unsigned long vaddr)
47436aa4
RR
526{
527 pgd_t gpgd;
528 pte_t gpte;
acdd0b62
MZ
529#ifdef CONFIG_X86_PAE
530 pmd_t gpmd;
531#endif
47436aa4 532 /* First step: get the top-level Guest page table entry. */
382ac6b3 533 gpgd = lgread(cpu, gpgd_addr(cpu, vaddr), pgd_t);
47436aa4 534 /* Toplevel not present? We can't map it in. */
6afbdd05 535 if (!(pgd_flags(gpgd) & _PAGE_PRESENT)) {
382ac6b3 536 kill_guest(cpu, "Bad address %#lx", vaddr);
6afbdd05
RR
537 return -1UL;
538 }
47436aa4 539
acdd0b62
MZ
540#ifdef CONFIG_X86_PAE
541 gpmd = lgread(cpu, gpmd_addr(gpgd, vaddr), pmd_t);
542 if (!(pmd_flags(gpmd) & _PAGE_PRESENT))
543 kill_guest(cpu, "Bad address %#lx", vaddr);
92b4d8df
RR
544 gpte = lgread(cpu, gpte_addr(cpu, gpmd, vaddr), pte_t);
545#else
acdd0b62 546 gpte = lgread(cpu, gpte_addr(cpu, gpgd, vaddr), pte_t);
92b4d8df 547#endif
47436aa4 548 if (!(pte_flags(gpte) & _PAGE_PRESENT))
382ac6b3 549 kill_guest(cpu, "Bad address %#lx", vaddr);
47436aa4
RR
550
551 return pte_pfn(gpte) * PAGE_SIZE | (vaddr & ~PAGE_MASK);
552}
553
bff672e6
RR
554/* We keep several page tables. This is a simple routine to find the page
555 * table (if any) corresponding to this top-level address the Guest has given
556 * us. */
d7e28ffe
RR
557static unsigned int find_pgdir(struct lguest *lg, unsigned long pgtable)
558{
559 unsigned int i;
560 for (i = 0; i < ARRAY_SIZE(lg->pgdirs); i++)
4357bd94 561 if (lg->pgdirs[i].pgdir && lg->pgdirs[i].gpgdir == pgtable)
d7e28ffe
RR
562 break;
563 return i;
564}
565
bff672e6
RR
566/*H:435 And this is us, creating the new page directory. If we really do
567 * allocate a new one (and so the kernel parts are not there), we set
568 * blank_pgdir. */
1713608f 569static unsigned int new_pgdir(struct lg_cpu *cpu,
ee3db0f2 570 unsigned long gpgdir,
d7e28ffe
RR
571 int *blank_pgdir)
572{
573 unsigned int next;
acdd0b62
MZ
574#ifdef CONFIG_X86_PAE
575 pmd_t *pmd_table;
576#endif
d7e28ffe 577
bff672e6
RR
578 /* We pick one entry at random to throw out. Choosing the Least
579 * Recently Used might be better, but this is easy. */
382ac6b3 580 next = random32() % ARRAY_SIZE(cpu->lg->pgdirs);
bff672e6 581 /* If it's never been allocated at all before, try now. */
382ac6b3
GOC
582 if (!cpu->lg->pgdirs[next].pgdir) {
583 cpu->lg->pgdirs[next].pgdir =
584 (pgd_t *)get_zeroed_page(GFP_KERNEL);
bff672e6 585 /* If the allocation fails, just keep using the one we have */
382ac6b3 586 if (!cpu->lg->pgdirs[next].pgdir)
1713608f 587 next = cpu->cpu_pgd;
acdd0b62
MZ
588 else {
589#ifdef CONFIG_X86_PAE
590 /* In PAE mode, allocate a pmd page and populate the
591 * last pgd entry. */
592 pmd_table = (pmd_t *)get_zeroed_page(GFP_KERNEL);
593 if (!pmd_table) {
594 free_page((long)cpu->lg->pgdirs[next].pgdir);
595 set_pgd(cpu->lg->pgdirs[next].pgdir, __pgd(0));
596 next = cpu->cpu_pgd;
597 } else {
598 set_pgd(cpu->lg->pgdirs[next].pgdir +
599 SWITCHER_PGD_INDEX,
600 __pgd(__pa(pmd_table) | _PAGE_PRESENT));
601 /* This is a blank page, so there are no kernel
602 * mappings: caller must map the stack! */
603 *blank_pgdir = 1;
604 }
605#else
d7e28ffe 606 *blank_pgdir = 1;
acdd0b62
MZ
607#endif
608 }
d7e28ffe 609 }
bff672e6 610 /* Record which Guest toplevel this shadows. */
382ac6b3 611 cpu->lg->pgdirs[next].gpgdir = gpgdir;
d7e28ffe 612 /* Release all the non-kernel mappings. */
382ac6b3 613 flush_user_mappings(cpu->lg, next);
d7e28ffe
RR
614
615 return next;
616}
617
bff672e6
RR
618/*H:430 (iv) Switching page tables
619 *
90603d15 620 * Now we've seen all the page table setting and manipulation, let's see
e1e72965
RR
621 * what happens when the Guest changes page tables (ie. changes the top-level
622 * pgdir). This occurs on almost every context switch. */
4665ac8e 623void guest_new_pagetable(struct lg_cpu *cpu, unsigned long pgtable)
d7e28ffe
RR
624{
625 int newpgdir, repin = 0;
626
bff672e6 627 /* Look to see if we have this one already. */
382ac6b3 628 newpgdir = find_pgdir(cpu->lg, pgtable);
bff672e6
RR
629 /* If not, we allocate or mug an existing one: if it's a fresh one,
630 * repin gets set to 1. */
382ac6b3 631 if (newpgdir == ARRAY_SIZE(cpu->lg->pgdirs))
1713608f 632 newpgdir = new_pgdir(cpu, pgtable, &repin);
bff672e6 633 /* Change the current pgd index to the new one. */
1713608f 634 cpu->cpu_pgd = newpgdir;
bff672e6 635 /* If it was completely blank, we map in the Guest kernel stack */
d7e28ffe 636 if (repin)
4665ac8e 637 pin_stack_pages(cpu);
d7e28ffe
RR
638}
639
bff672e6 640/*H:470 Finally, a routine which throws away everything: all PGD entries in all
e1e72965
RR
641 * the shadow page tables, including the Guest's kernel mappings. This is used
642 * when we destroy the Guest. */
d7e28ffe
RR
643static void release_all_pagetables(struct lguest *lg)
644{
645 unsigned int i, j;
646
bff672e6 647 /* Every shadow pagetable this Guest has */
d7e28ffe 648 for (i = 0; i < ARRAY_SIZE(lg->pgdirs); i++)
acdd0b62
MZ
649 if (lg->pgdirs[i].pgdir) {
650#ifdef CONFIG_X86_PAE
651 pgd_t *spgd;
652 pmd_t *pmdpage;
653 unsigned int k;
654
655 /* Get the last pmd page. */
656 spgd = lg->pgdirs[i].pgdir + SWITCHER_PGD_INDEX;
657 pmdpage = __va(pgd_pfn(*spgd) << PAGE_SHIFT);
658
659 /* And release the pmd entries of that pmd page,
660 * except for the switcher pmd. */
661 for (k = 0; k < SWITCHER_PMD_INDEX; k++)
662 release_pmd(&pmdpage[k]);
663#endif
bff672e6 664 /* Every PGD entry except the Switcher at the top */
d7e28ffe 665 for (j = 0; j < SWITCHER_PGD_INDEX; j++)
90603d15 666 release_pgd(lg->pgdirs[i].pgdir + j);
acdd0b62 667 }
d7e28ffe
RR
668}
669
bff672e6
RR
670/* We also throw away everything when a Guest tells us it's changed a kernel
671 * mapping. Since kernel mappings are in every page table, it's easiest to
e1e72965
RR
672 * throw them all away. This traps the Guest in amber for a while as
673 * everything faults back in, but it's rare. */
4665ac8e 674void guest_pagetable_clear_all(struct lg_cpu *cpu)
d7e28ffe 675{
4665ac8e 676 release_all_pagetables(cpu->lg);
bff672e6 677 /* We need the Guest kernel stack mapped again. */
4665ac8e 678 pin_stack_pages(cpu);
d7e28ffe 679}
e1e72965
RR
680/*:*/
681/*M:009 Since we throw away all mappings when a kernel mapping changes, our
682 * performance sucks for guests using highmem. In fact, a guest with
683 * PAGE_OFFSET 0xc0000000 (the default) and more than about 700MB of RAM is
684 * usually slower than a Guest with less memory.
685 *
686 * This, of course, cannot be fixed. It would take some kind of... well, I
687 * don't know, but the term "puissant code-fu" comes to mind. :*/
d7e28ffe 688
bff672e6
RR
689/*H:420 This is the routine which actually sets the page table entry for then
690 * "idx"'th shadow page table.
691 *
692 * Normally, we can just throw out the old entry and replace it with 0: if they
693 * use it demand_page() will put the new entry in. We need to do this anyway:
694 * The Guest expects _PAGE_ACCESSED to be set on its PTE the first time a page
695 * is read from, and _PAGE_DIRTY when it's written to.
696 *
697 * But Avi Kivity pointed out that most Operating Systems (Linux included) set
698 * these bits on PTEs immediately anyway. This is done to save the CPU from
699 * having to update them, but it helps us the same way: if they set
700 * _PAGE_ACCESSED then we can put a read-only PTE entry in immediately, and if
701 * they set _PAGE_DIRTY then we can put a writable PTE entry in immediately.
702 */
382ac6b3 703static void do_set_pte(struct lg_cpu *cpu, int idx,
df29f43e 704 unsigned long vaddr, pte_t gpte)
d7e28ffe 705{
e1e72965 706 /* Look up the matching shadow page directory entry. */
382ac6b3 707 pgd_t *spgd = spgd_addr(cpu, idx, vaddr);
acdd0b62
MZ
708#ifdef CONFIG_X86_PAE
709 pmd_t *spmd;
710#endif
bff672e6
RR
711
712 /* If the top level isn't present, there's no entry to update. */
df29f43e 713 if (pgd_flags(*spgd) & _PAGE_PRESENT) {
acdd0b62
MZ
714#ifdef CONFIG_X86_PAE
715 spmd = spmd_addr(cpu, *spgd, vaddr);
716 if (pmd_flags(*spmd) & _PAGE_PRESENT) {
717#endif
718 /* Otherwise, we start by releasing
719 * the existing entry. */
720 pte_t *spte = spte_addr(cpu, *spgd, vaddr);
721 release_pte(*spte);
722
723 /* If they're setting this entry as dirty or accessed,
724 * we might as well put that entry they've given us
725 * in now. This shaves 10% off a
726 * copy-on-write micro-benchmark. */
727 if (pte_flags(gpte) & (_PAGE_DIRTY | _PAGE_ACCESSED)) {
728 check_gpte(cpu, gpte);
729 native_set_pte(spte,
730 gpte_to_spte(cpu, gpte,
731 pte_flags(gpte) & _PAGE_DIRTY));
732 } else
733 /* Otherwise kill it and we can demand_page()
734 * it in later. */
735 native_set_pte(spte, __pte(0));
736#ifdef CONFIG_X86_PAE
737 }
738#endif
d7e28ffe
RR
739 }
740}
741
bff672e6
RR
742/*H:410 Updating a PTE entry is a little trickier.
743 *
744 * We keep track of several different page tables (the Guest uses one for each
745 * process, so it makes sense to cache at least a few). Each of these have
746 * identical kernel parts: ie. every mapping above PAGE_OFFSET is the same for
747 * all processes. So when the page table above that address changes, we update
748 * all the page tables, not just the current one. This is rare.
749 *
a6bd8e13
RR
750 * The benefit is that when we have to track a new page table, we can keep all
751 * the kernel mappings. This speeds up context switch immensely. */
382ac6b3 752void guest_set_pte(struct lg_cpu *cpu,
ee3db0f2 753 unsigned long gpgdir, unsigned long vaddr, pte_t gpte)
d7e28ffe 754{
a6bd8e13
RR
755 /* Kernel mappings must be changed on all top levels. Slow, but doesn't
756 * happen often. */
382ac6b3 757 if (vaddr >= cpu->lg->kernel_address) {
d7e28ffe 758 unsigned int i;
382ac6b3
GOC
759 for (i = 0; i < ARRAY_SIZE(cpu->lg->pgdirs); i++)
760 if (cpu->lg->pgdirs[i].pgdir)
761 do_set_pte(cpu, i, vaddr, gpte);
d7e28ffe 762 } else {
bff672e6 763 /* Is this page table one we have a shadow for? */
382ac6b3
GOC
764 int pgdir = find_pgdir(cpu->lg, gpgdir);
765 if (pgdir != ARRAY_SIZE(cpu->lg->pgdirs))
bff672e6 766 /* If so, do the update. */
382ac6b3 767 do_set_pte(cpu, pgdir, vaddr, gpte);
d7e28ffe
RR
768 }
769}
770
bff672e6 771/*H:400
e1e72965 772 * (iii) Setting up a page table entry when the Guest tells us one has changed.
bff672e6
RR
773 *
774 * Just like we did in interrupts_and_traps.c, it makes sense for us to deal
775 * with the other side of page tables while we're here: what happens when the
776 * Guest asks for a page table to be updated?
777 *
778 * We already saw that demand_page() will fill in the shadow page tables when
779 * needed, so we can simply remove shadow page table entries whenever the Guest
780 * tells us they've changed. When the Guest tries to use the new entry it will
781 * fault and demand_page() will fix it up.
782 *
783 * So with that in mind here's our code to to update a (top-level) PGD entry:
784 */
ebe0ba84 785void guest_set_pgd(struct lguest *lg, unsigned long gpgdir, u32 idx)
d7e28ffe
RR
786{
787 int pgdir;
788
789 if (idx >= SWITCHER_PGD_INDEX)
790 return;
791
bff672e6 792 /* If they're talking about a page table we have a shadow for... */
ee3db0f2 793 pgdir = find_pgdir(lg, gpgdir);
d7e28ffe 794 if (pgdir < ARRAY_SIZE(lg->pgdirs))
bff672e6 795 /* ... throw it away. */
90603d15 796 release_pgd(lg->pgdirs[pgdir].pgdir + idx);
d7e28ffe 797}
acdd0b62
MZ
798#ifdef CONFIG_X86_PAE
799void guest_set_pmd(struct lguest *lg, unsigned long pmdp, u32 idx)
800{
801 guest_pagetable_clear_all(&lg->cpus[0]);
802}
803#endif
d7e28ffe 804
58a24566
MZ
805/* Once we know how much memory we have we can construct simple identity
806 * (which set virtual == physical) and linear mappings
807 * which will get the Guest far enough into the boot to create its own.
808 *
809 * We lay them out of the way, just below the initrd (which is why we need to
810 * know its size here). */
811static unsigned long setup_pagetables(struct lguest *lg,
812 unsigned long mem,
813 unsigned long initrd_size)
814{
815 pgd_t __user *pgdir;
816 pte_t __user *linear;
58a24566 817 unsigned long mem_base = (unsigned long)lg->mem_base;
acdd0b62
MZ
818 unsigned int mapped_pages, i, linear_pages;
819#ifdef CONFIG_X86_PAE
820 pmd_t __user *pmds;
821 unsigned int j;
822 pgd_t pgd;
823 pmd_t pmd;
824#else
825 unsigned int phys_linear;
826#endif
58a24566
MZ
827
828 /* We have mapped_pages frames to map, so we need
829 * linear_pages page tables to map them. */
830 mapped_pages = mem / PAGE_SIZE;
831 linear_pages = (mapped_pages + PTRS_PER_PTE - 1) / PTRS_PER_PTE;
832
833 /* We put the toplevel page directory page at the top of memory. */
834 pgdir = (pgd_t *)(mem + mem_base - initrd_size - PAGE_SIZE);
835
836 /* Now we use the next linear_pages pages as pte pages */
837 linear = (void *)pgdir - linear_pages * PAGE_SIZE;
838
acdd0b62
MZ
839#ifdef CONFIG_X86_PAE
840 pmds = (void *)linear - PAGE_SIZE;
841#endif
58a24566
MZ
842 /* Linear mapping is easy: put every page's address into the
843 * mapping in order. */
844 for (i = 0; i < mapped_pages; i++) {
845 pte_t pte;
846 pte = pfn_pte(i, __pgprot(_PAGE_PRESENT|_PAGE_RW|_PAGE_USER));
847 if (copy_to_user(&linear[i], &pte, sizeof(pte)) != 0)
848 return -EFAULT;
849 }
850
851 /* The top level points to the linear page table pages above.
852 * We setup the identity and linear mappings here. */
acdd0b62 853#ifdef CONFIG_X86_PAE
92b4d8df 854 for (i = j = 0; i < mapped_pages && j < PTRS_PER_PMD;
acdd0b62
MZ
855 i += PTRS_PER_PTE, j++) {
856 native_set_pmd(&pmd, __pmd(((unsigned long)(linear + i)
857 - mem_base) | _PAGE_PRESENT | _PAGE_RW | _PAGE_USER));
858
859 if (copy_to_user(&pmds[j], &pmd, sizeof(pmd)) != 0)
860 return -EFAULT;
861 }
862
863 set_pgd(&pgd, __pgd(((u32)pmds - mem_base) | _PAGE_PRESENT));
864 if (copy_to_user(&pgdir[0], &pgd, sizeof(pgd)) != 0)
865 return -EFAULT;
866 if (copy_to_user(&pgdir[3], &pgd, sizeof(pgd)) != 0)
867 return -EFAULT;
868#else
58a24566
MZ
869 phys_linear = (unsigned long)linear - mem_base;
870 for (i = 0; i < mapped_pages; i += PTRS_PER_PTE) {
871 pgd_t pgd;
872 pgd = __pgd((phys_linear + i * sizeof(pte_t)) |
873 (_PAGE_PRESENT | _PAGE_RW | _PAGE_USER));
874
875 if (copy_to_user(&pgdir[i / PTRS_PER_PTE], &pgd, sizeof(pgd))
876 || copy_to_user(&pgdir[pgd_index(PAGE_OFFSET)
877 + i / PTRS_PER_PTE],
878 &pgd, sizeof(pgd)))
879 return -EFAULT;
880 }
acdd0b62 881#endif
58a24566
MZ
882
883 /* We return the top level (guest-physical) address: remember where
884 * this is. */
885 return (unsigned long)pgdir - mem_base;
886}
887
bff672e6
RR
888/*H:500 (vii) Setting up the page tables initially.
889 *
890 * When a Guest is first created, the Launcher tells us where the toplevel of
891 * its first page table is. We set some things up here: */
58a24566 892int init_guest_pagetable(struct lguest *lg)
d7e28ffe 893{
58a24566
MZ
894 u64 mem;
895 u32 initrd_size;
896 struct boot_params __user *boot = (struct boot_params *)lg->mem_base;
acdd0b62
MZ
897#ifdef CONFIG_X86_PAE
898 pgd_t *pgd;
899 pmd_t *pmd_table;
900#endif
58a24566
MZ
901 /* Get the Guest memory size and the ramdisk size from the boot header
902 * located at lg->mem_base (Guest address 0). */
903 if (copy_from_user(&mem, &boot->e820_map[0].size, sizeof(mem))
904 || get_user(initrd_size, &boot->hdr.ramdisk_size))
905 return -EFAULT;
906
bff672e6
RR
907 /* We start on the first shadow page table, and give it a blank PGD
908 * page. */
58a24566
MZ
909 lg->pgdirs[0].gpgdir = setup_pagetables(lg, mem, initrd_size);
910 if (IS_ERR_VALUE(lg->pgdirs[0].gpgdir))
911 return lg->pgdirs[0].gpgdir;
1713608f
GOC
912 lg->pgdirs[0].pgdir = (pgd_t *)get_zeroed_page(GFP_KERNEL);
913 if (!lg->pgdirs[0].pgdir)
d7e28ffe 914 return -ENOMEM;
acdd0b62
MZ
915#ifdef CONFIG_X86_PAE
916 pgd = lg->pgdirs[0].pgdir;
917 pmd_table = (pmd_t *) get_zeroed_page(GFP_KERNEL);
918 if (!pmd_table)
919 return -ENOMEM;
920
921 set_pgd(pgd + SWITCHER_PGD_INDEX,
922 __pgd(__pa(pmd_table) | _PAGE_PRESENT));
923#endif
1713608f 924 lg->cpus[0].cpu_pgd = 0;
d7e28ffe
RR
925 return 0;
926}
927
47436aa4 928/* When the Guest calls LHCALL_LGUEST_INIT we do more setup. */
382ac6b3 929void page_table_guest_data_init(struct lg_cpu *cpu)
47436aa4
RR
930{
931 /* We get the kernel address: above this is all kernel memory. */
382ac6b3 932 if (get_user(cpu->lg->kernel_address,
acdd0b62
MZ
933 &cpu->lg->lguest_data->kernel_address)
934 /* We tell the Guest that it can't use the top 2 or 4 MB
935 * of virtual addresses used by the Switcher. */
936 || put_user(RESERVE_MEM * 1024 * 1024,
937 &cpu->lg->lguest_data->reserve_mem)
938 || put_user(cpu->lg->pgdirs[0].gpgdir,
939 &cpu->lg->lguest_data->pgdir))
382ac6b3 940 kill_guest(cpu, "bad guest page %p", cpu->lg->lguest_data);
47436aa4
RR
941
942 /* In flush_user_mappings() we loop from 0 to
943 * "pgd_index(lg->kernel_address)". This assumes it won't hit the
944 * Switcher mappings, so check that now. */
acdd0b62
MZ
945#ifdef CONFIG_X86_PAE
946 if (pgd_index(cpu->lg->kernel_address) == SWITCHER_PGD_INDEX &&
947 pmd_index(cpu->lg->kernel_address) == SWITCHER_PMD_INDEX)
948#else
382ac6b3 949 if (pgd_index(cpu->lg->kernel_address) >= SWITCHER_PGD_INDEX)
acdd0b62 950#endif
382ac6b3
GOC
951 kill_guest(cpu, "bad kernel address %#lx",
952 cpu->lg->kernel_address);
47436aa4
RR
953}
954
bff672e6 955/* When a Guest dies, our cleanup is fairly simple. */
d7e28ffe
RR
956void free_guest_pagetable(struct lguest *lg)
957{
958 unsigned int i;
959
bff672e6 960 /* Throw away all page table pages. */
d7e28ffe 961 release_all_pagetables(lg);
bff672e6 962 /* Now free the top levels: free_page() can handle 0 just fine. */
d7e28ffe
RR
963 for (i = 0; i < ARRAY_SIZE(lg->pgdirs); i++)
964 free_page((long)lg->pgdirs[i].pgdir);
965}
966
bff672e6
RR
967/*H:480 (vi) Mapping the Switcher when the Guest is about to run.
968 *
e1e72965 969 * The Switcher and the two pages for this CPU need to be visible in the
bff672e6 970 * Guest (and not the pages for other CPUs). We have the appropriate PTE pages
e1e72965
RR
971 * for each CPU already set up, we just need to hook them in now we know which
972 * Guest is about to run on this CPU. */
0c78441c 973void map_switcher_in_guest(struct lg_cpu *cpu, struct lguest_pages *pages)
d7e28ffe 974{
df29f43e 975 pte_t *switcher_pte_page = __get_cpu_var(switcher_pte_pages);
df29f43e 976 pte_t regs_pte;
a53a35a8 977 unsigned long pfn;
d7e28ffe 978
acdd0b62
MZ
979#ifdef CONFIG_X86_PAE
980 pmd_t switcher_pmd;
981 pmd_t *pmd_table;
982
983 native_set_pmd(&switcher_pmd, pfn_pmd(__pa(switcher_pte_page) >>
984 PAGE_SHIFT, PAGE_KERNEL_EXEC));
985
986 pmd_table = __va(pgd_pfn(cpu->lg->
987 pgdirs[cpu->cpu_pgd].pgdir[SWITCHER_PGD_INDEX])
988 << PAGE_SHIFT);
989 native_set_pmd(&pmd_table[SWITCHER_PMD_INDEX], switcher_pmd);
990#else
991 pgd_t switcher_pgd;
992
bff672e6
RR
993 /* Make the last PGD entry for this Guest point to the Switcher's PTE
994 * page for this CPU (with appropriate flags). */
ed1dc778 995 switcher_pgd = __pgd(__pa(switcher_pte_page) | __PAGE_KERNEL_EXEC);
df29f43e 996
1713608f 997 cpu->lg->pgdirs[cpu->cpu_pgd].pgdir[SWITCHER_PGD_INDEX] = switcher_pgd;
d7e28ffe 998
acdd0b62 999#endif
bff672e6
RR
1000 /* We also change the Switcher PTE page. When we're running the Guest,
1001 * we want the Guest's "regs" page to appear where the first Switcher
1002 * page for this CPU is. This is an optimization: when the Switcher
1003 * saves the Guest registers, it saves them into the first page of this
1004 * CPU's "struct lguest_pages": if we make sure the Guest's register
1005 * page is already mapped there, we don't have to copy them out
1006 * again. */
a53a35a8 1007 pfn = __pa(cpu->regs_page) >> PAGE_SHIFT;
90603d15
MZ
1008 native_set_pte(&regs_pte, pfn_pte(pfn, PAGE_KERNEL));
1009 native_set_pte(&switcher_pte_page[pte_index((unsigned long)pages)],
1010 regs_pte);
d7e28ffe 1011}
bff672e6 1012/*:*/
d7e28ffe
RR
1013
1014static void free_switcher_pte_pages(void)
1015{
1016 unsigned int i;
1017
1018 for_each_possible_cpu(i)
1019 free_page((long)switcher_pte_page(i));
1020}
1021
bff672e6
RR
1022/*H:520 Setting up the Switcher PTE page for given CPU is fairly easy, given
1023 * the CPU number and the "struct page"s for the Switcher code itself.
1024 *
1025 * Currently the Switcher is less than a page long, so "pages" is always 1. */
d7e28ffe
RR
1026static __init void populate_switcher_pte_page(unsigned int cpu,
1027 struct page *switcher_page[],
1028 unsigned int pages)
1029{
1030 unsigned int i;
df29f43e 1031 pte_t *pte = switcher_pte_page(cpu);
d7e28ffe 1032
bff672e6 1033 /* The first entries are easy: they map the Switcher code. */
d7e28ffe 1034 for (i = 0; i < pages; i++) {
90603d15
MZ
1035 native_set_pte(&pte[i], mk_pte(switcher_page[i],
1036 __pgprot(_PAGE_PRESENT|_PAGE_ACCESSED)));
d7e28ffe
RR
1037 }
1038
bff672e6 1039 /* The only other thing we map is this CPU's pair of pages. */
d7e28ffe
RR
1040 i = pages + cpu*2;
1041
bff672e6 1042 /* First page (Guest registers) is writable from the Guest */
90603d15
MZ
1043 native_set_pte(&pte[i], pfn_pte(page_to_pfn(switcher_page[i]),
1044 __pgprot(_PAGE_PRESENT|_PAGE_ACCESSED|_PAGE_RW)));
df29f43e 1045
bff672e6
RR
1046 /* The second page contains the "struct lguest_ro_state", and is
1047 * read-only. */
90603d15
MZ
1048 native_set_pte(&pte[i+1], pfn_pte(page_to_pfn(switcher_page[i+1]),
1049 __pgprot(_PAGE_PRESENT|_PAGE_ACCESSED)));
d7e28ffe
RR
1050}
1051
e1e72965
RR
1052/* We've made it through the page table code. Perhaps our tired brains are
1053 * still processing the details, or perhaps we're simply glad it's over.
1054 *
a6bd8e13
RR
1055 * If nothing else, note that all this complexity in juggling shadow page tables
1056 * in sync with the Guest's page tables is for one reason: for most Guests this
1057 * page table dance determines how bad performance will be. This is why Xen
1058 * uses exotic direct Guest pagetable manipulation, and why both Intel and AMD
1059 * have implemented shadow page table support directly into hardware.
e1e72965
RR
1060 *
1061 * There is just one file remaining in the Host. */
1062
bff672e6
RR
1063/*H:510 At boot or module load time, init_pagetables() allocates and populates
1064 * the Switcher PTE page for each CPU. */
d7e28ffe
RR
1065__init int init_pagetables(struct page **switcher_page, unsigned int pages)
1066{
1067 unsigned int i;
1068
1069 for_each_possible_cpu(i) {
df29f43e 1070 switcher_pte_page(i) = (pte_t *)get_zeroed_page(GFP_KERNEL);
d7e28ffe
RR
1071 if (!switcher_pte_page(i)) {
1072 free_switcher_pte_pages();
1073 return -ENOMEM;
1074 }
1075 populate_switcher_pte_page(i, switcher_page, pages);
1076 }
1077 return 0;
1078}
bff672e6 1079/*:*/
d7e28ffe 1080
bff672e6 1081/* Cleaning up simply involves freeing the PTE page for each CPU. */
d7e28ffe
RR
1082void free_pagetables(void)
1083{
1084 free_switcher_pte_pages();
1085}