Commit | Line | Data |
---|---|---|
c942fddf | 1 | // SPDX-License-Identifier: GPL-2.0-or-later |
216ec6cc SW |
2 | /* |
3 | * LED driver for Mediatek MT6323 PMIC | |
4 | * | |
5 | * Copyright (C) 2017 Sean Wang <sean.wang@mediatek.com> | |
216ec6cc SW |
6 | */ |
7 | #include <linux/kernel.h> | |
8 | #include <linux/leds.h> | |
9 | #include <linux/mfd/mt6323/registers.h> | |
10 | #include <linux/mfd/mt6397/core.h> | |
11 | #include <linux/module.h> | |
12 | #include <linux/of.h> | |
13 | #include <linux/platform_device.h> | |
14 | #include <linux/regmap.h> | |
15 | ||
16 | /* | |
9bef1414 | 17 | * Register field for TOP_CKPDN0 to enable |
216ec6cc SW |
18 | * 32K clock common for LED device. |
19 | */ | |
9bef1414 ADR |
20 | #define RG_DRV_32K_CK_PDN BIT(11) |
21 | #define RG_DRV_32K_CK_PDN_MASK BIT(11) | |
216ec6cc | 22 | |
9bb0a9e0 ADR |
23 | /* 32K/1M/6M clock common for WLED device */ |
24 | #define RG_VWLED_1M_CK_PDN BIT(0) | |
25 | #define RG_VWLED_32K_CK_PDN BIT(12) | |
26 | #define RG_VWLED_6M_CK_PDN BIT(13) | |
27 | ||
216ec6cc | 28 | /* |
9bef1414 | 29 | * Register field for TOP_CKPDN2 to enable |
216ec6cc SW |
30 | * individual clock for LED device. |
31 | */ | |
9bef1414 ADR |
32 | #define RG_ISINK_CK_PDN(i) BIT(i) |
33 | #define RG_ISINK_CK_PDN_MASK(i) BIT(i) | |
216ec6cc SW |
34 | |
35 | /* | |
9bef1414 | 36 | * Register field for TOP_CKCON1 to select |
216ec6cc SW |
37 | * clock source. |
38 | */ | |
9bef1414 | 39 | #define RG_ISINK_CK_SEL_MASK(i) (BIT(10) << (i)) |
216ec6cc | 40 | |
9bef1414 | 41 | #define ISINK_CON(r, i) (r + 0x8 * (i)) |
3ec0b29e ADR |
42 | |
43 | /* ISINK_CON0: Register to setup the duty cycle of the blink. */ | |
9bef1414 ADR |
44 | #define ISINK_DIM_DUTY_MASK (0x1f << 8) |
45 | #define ISINK_DIM_DUTY(i) (((i) << 8) & ISINK_DIM_DUTY_MASK) | |
216ec6cc | 46 | |
3ec0b29e | 47 | /* ISINK_CON1: Register to setup the period of the blink. */ |
9bef1414 ADR |
48 | #define ISINK_DIM_FSEL_MASK (0xffff) |
49 | #define ISINK_DIM_FSEL(i) ((i) & ISINK_DIM_FSEL_MASK) | |
216ec6cc | 50 | |
3ec0b29e | 51 | /* ISINK_CON2: Register to control the brightness. */ |
9bef1414 ADR |
52 | #define ISINK_CH_STEP_SHIFT 12 |
53 | #define ISINK_CH_STEP_MASK (0x7 << 12) | |
54 | #define ISINK_CH_STEP(i) (((i) << 12) & ISINK_CH_STEP_MASK) | |
55 | #define ISINK_SFSTR0_TC_MASK (0x3 << 1) | |
56 | #define ISINK_SFSTR0_TC(i) (((i) << 1) & ISINK_SFSTR0_TC_MASK) | |
57 | #define ISINK_SFSTR0_EN_MASK BIT(0) | |
58 | #define ISINK_SFSTR0_EN BIT(0) | |
216ec6cc SW |
59 | |
60 | /* Register to LED channel enablement. */ | |
9bef1414 ADR |
61 | #define ISINK_CH_EN_MASK(i) BIT(i) |
62 | #define ISINK_CH_EN(i) BIT(i) | |
216ec6cc | 63 | |
3ec0b29e | 64 | #define MAX_SUPPORTED_LEDS 8 |
216ec6cc SW |
65 | |
66 | struct mt6323_leds; | |
67 | ||
68 | /** | |
69 | * struct mt6323_led - state container for the LED device | |
70 | * @id: the identifier in MT6323 LED device | |
71 | * @parent: the pointer to MT6323 LED controller | |
72 | * @cdev: LED class device for this LED device | |
73 | * @current_brightness: current state of the LED device | |
74 | */ | |
75 | struct mt6323_led { | |
76 | int id; | |
77 | struct mt6323_leds *parent; | |
78 | struct led_classdev cdev; | |
877e9119 | 79 | enum led_brightness current_brightness; |
216ec6cc SW |
80 | }; |
81 | ||
3ec0b29e ADR |
82 | /** |
83 | * struct mt6323_regs - register spec for the LED device | |
84 | * @top_ckpdn: Offset to ISINK_CKPDN[0..x] registers | |
85 | * @num_top_ckpdn: Number of ISINK_CKPDN registers | |
86 | * @top_ckcon: Offset to ISINK_CKCON[0..x] registers | |
87 | * @num_top_ckcon: Number of ISINK_CKCON registers | |
88 | * @isink_con: Offset to ISINKx_CON[0..x] registers | |
89 | * @num_isink_con: Number of ISINKx_CON registers | |
90 | * @isink_max_regs: Number of ISINK[0..x] registers | |
91 | * @isink_en_ctrl: Offset to ISINK_EN_CTRL register | |
9bb0a9e0 | 92 | * @iwled_en_ctrl: Offset to IWLED_EN_CTRL register |
3ec0b29e ADR |
93 | */ |
94 | struct mt6323_regs { | |
95 | const u16 *top_ckpdn; | |
96 | u8 num_top_ckpdn; | |
97 | const u16 *top_ckcon; | |
98 | u8 num_top_ckcon; | |
99 | const u16 *isink_con; | |
100 | u8 num_isink_con; | |
101 | u8 isink_max_regs; | |
102 | u16 isink_en_ctrl; | |
9bb0a9e0 | 103 | u16 iwled_en_ctrl; |
3ec0b29e ADR |
104 | }; |
105 | ||
106 | /** | |
107 | * struct mt6323_hwspec - hardware specific parameters | |
108 | * @max_period: Maximum period for all LEDs | |
109 | * @max_leds: Maximum number of supported LEDs | |
9bb0a9e0 | 110 | * @max_wleds: Maximum number of WLEDs |
3ec0b29e ADR |
111 | * @max_brightness: Maximum brightness for all LEDs |
112 | * @unit_duty: Steps of duty per period | |
113 | */ | |
114 | struct mt6323_hwspec { | |
115 | u16 max_period; | |
116 | u8 max_leds; | |
9bb0a9e0 | 117 | u8 max_wleds; |
3ec0b29e ADR |
118 | u16 max_brightness; |
119 | u16 unit_duty; | |
120 | }; | |
121 | ||
122 | /** | |
123 | * struct mt6323_data - device specific data | |
124 | * @regs: Register spec for this device | |
125 | * @spec: Hardware specific parameters | |
126 | */ | |
127 | struct mt6323_data { | |
128 | const struct mt6323_regs *regs; | |
129 | const struct mt6323_hwspec *spec; | |
130 | }; | |
131 | ||
216ec6cc SW |
132 | /** |
133 | * struct mt6323_leds - state container for holding LED controller | |
134 | * of the driver | |
135 | * @dev: the device pointer | |
136 | * @hw: the underlying hardware providing shared | |
137 | * bus for the register operations | |
3ec0b29e | 138 | * @pdata: device specific data |
216ec6cc SW |
139 | * @lock: the lock among process context |
140 | * @led: the array that contains the state of individual | |
141 | * LED device | |
142 | */ | |
143 | struct mt6323_leds { | |
144 | struct device *dev; | |
145 | struct mt6397_chip *hw; | |
3ec0b29e | 146 | const struct mt6323_data *pdata; |
216ec6cc SW |
147 | /* protect among process context */ |
148 | struct mutex lock; | |
3ec0b29e | 149 | struct mt6323_led *led[MAX_SUPPORTED_LEDS]; |
216ec6cc SW |
150 | }; |
151 | ||
152 | static int mt6323_led_hw_brightness(struct led_classdev *cdev, | |
153 | enum led_brightness brightness) | |
154 | { | |
155 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
156 | struct mt6323_leds *leds = led->parent; | |
3ec0b29e | 157 | const struct mt6323_regs *regs = leds->pdata->regs; |
216ec6cc SW |
158 | struct regmap *regmap = leds->hw->regmap; |
159 | u32 con2_mask = 0, con2_val = 0; | |
160 | int ret; | |
161 | ||
162 | /* | |
163 | * Setup current output for the corresponding | |
164 | * brightness level. | |
165 | */ | |
9bef1414 ADR |
166 | con2_mask |= ISINK_CH_STEP_MASK | |
167 | ISINK_SFSTR0_TC_MASK | | |
168 | ISINK_SFSTR0_EN_MASK; | |
169 | con2_val |= ISINK_CH_STEP(brightness - 1) | | |
170 | ISINK_SFSTR0_TC(2) | | |
171 | ISINK_SFSTR0_EN; | |
172 | ||
173 | ret = regmap_update_bits(regmap, ISINK_CON(regs->isink_con[2], led->id), | |
216ec6cc SW |
174 | con2_mask, con2_val); |
175 | return ret; | |
176 | } | |
177 | ||
178 | static int mt6323_led_hw_off(struct led_classdev *cdev) | |
179 | { | |
180 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
181 | struct mt6323_leds *leds = led->parent; | |
3ec0b29e | 182 | const struct mt6323_regs *regs = leds->pdata->regs; |
216ec6cc SW |
183 | struct regmap *regmap = leds->hw->regmap; |
184 | unsigned int status; | |
185 | int ret; | |
186 | ||
9bef1414 | 187 | status = ISINK_CH_EN(led->id); |
3ec0b29e | 188 | ret = regmap_update_bits(regmap, regs->isink_en_ctrl, |
9bef1414 | 189 | ISINK_CH_EN_MASK(led->id), ~status); |
216ec6cc SW |
190 | if (ret < 0) |
191 | return ret; | |
192 | ||
193 | usleep_range(100, 300); | |
3ec0b29e | 194 | ret = regmap_update_bits(regmap, regs->top_ckpdn[2], |
9bef1414 ADR |
195 | RG_ISINK_CK_PDN_MASK(led->id), |
196 | RG_ISINK_CK_PDN(led->id)); | |
216ec6cc SW |
197 | if (ret < 0) |
198 | return ret; | |
199 | ||
200 | return 0; | |
201 | } | |
202 | ||
203 | static enum led_brightness | |
204 | mt6323_get_led_hw_brightness(struct led_classdev *cdev) | |
205 | { | |
206 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
207 | struct mt6323_leds *leds = led->parent; | |
3ec0b29e | 208 | const struct mt6323_regs *regs = leds->pdata->regs; |
216ec6cc SW |
209 | struct regmap *regmap = leds->hw->regmap; |
210 | unsigned int status; | |
211 | int ret; | |
212 | ||
3ec0b29e | 213 | ret = regmap_read(regmap, regs->top_ckpdn[2], &status); |
216ec6cc SW |
214 | if (ret < 0) |
215 | return ret; | |
216 | ||
9bef1414 | 217 | if (status & RG_ISINK_CK_PDN_MASK(led->id)) |
216ec6cc SW |
218 | return 0; |
219 | ||
3ec0b29e | 220 | ret = regmap_read(regmap, regs->isink_en_ctrl, &status); |
216ec6cc SW |
221 | if (ret < 0) |
222 | return ret; | |
223 | ||
9bef1414 | 224 | if (!(status & ISINK_CH_EN(led->id))) |
216ec6cc SW |
225 | return 0; |
226 | ||
9bef1414 | 227 | ret = regmap_read(regmap, ISINK_CON(regs->isink_con[2], led->id), &status); |
216ec6cc SW |
228 | if (ret < 0) |
229 | return ret; | |
230 | ||
9bef1414 ADR |
231 | return ((status & ISINK_CH_STEP_MASK) |
232 | >> ISINK_CH_STEP_SHIFT) + 1; | |
216ec6cc SW |
233 | } |
234 | ||
235 | static int mt6323_led_hw_on(struct led_classdev *cdev, | |
236 | enum led_brightness brightness) | |
237 | { | |
238 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
239 | struct mt6323_leds *leds = led->parent; | |
3ec0b29e | 240 | const struct mt6323_regs *regs = leds->pdata->regs; |
216ec6cc SW |
241 | struct regmap *regmap = leds->hw->regmap; |
242 | unsigned int status; | |
243 | int ret; | |
244 | ||
245 | /* | |
246 | * Setup required clock source, enable the corresponding | |
247 | * clock and channel and let work with continuous blink as | |
248 | * the default. | |
249 | */ | |
3ec0b29e | 250 | ret = regmap_update_bits(regmap, regs->top_ckcon[1], |
9bef1414 | 251 | RG_ISINK_CK_SEL_MASK(led->id), 0); |
216ec6cc SW |
252 | if (ret < 0) |
253 | return ret; | |
254 | ||
9bef1414 | 255 | status = RG_ISINK_CK_PDN(led->id); |
3ec0b29e | 256 | ret = regmap_update_bits(regmap, regs->top_ckpdn[2], |
9bef1414 | 257 | RG_ISINK_CK_PDN_MASK(led->id), |
216ec6cc SW |
258 | ~status); |
259 | if (ret < 0) | |
260 | return ret; | |
261 | ||
262 | usleep_range(100, 300); | |
263 | ||
3ec0b29e | 264 | ret = regmap_update_bits(regmap, regs->isink_en_ctrl, |
9bef1414 ADR |
265 | ISINK_CH_EN_MASK(led->id), |
266 | ISINK_CH_EN(led->id)); | |
216ec6cc SW |
267 | if (ret < 0) |
268 | return ret; | |
269 | ||
270 | ret = mt6323_led_hw_brightness(cdev, brightness); | |
271 | if (ret < 0) | |
272 | return ret; | |
273 | ||
9bef1414 ADR |
274 | ret = regmap_update_bits(regmap, ISINK_CON(regs->isink_con[0], led->id), |
275 | ISINK_DIM_DUTY_MASK, | |
276 | ISINK_DIM_DUTY(31)); | |
216ec6cc SW |
277 | if (ret < 0) |
278 | return ret; | |
279 | ||
9bef1414 ADR |
280 | ret = regmap_update_bits(regmap, ISINK_CON(regs->isink_con[1], led->id), |
281 | ISINK_DIM_FSEL_MASK, | |
282 | ISINK_DIM_FSEL(1000)); | |
216ec6cc SW |
283 | if (ret < 0) |
284 | return ret; | |
285 | ||
286 | return 0; | |
287 | } | |
288 | ||
289 | static int mt6323_led_set_blink(struct led_classdev *cdev, | |
290 | unsigned long *delay_on, | |
291 | unsigned long *delay_off) | |
292 | { | |
293 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
294 | struct mt6323_leds *leds = led->parent; | |
3ec0b29e ADR |
295 | const struct mt6323_regs *regs = leds->pdata->regs; |
296 | const struct mt6323_hwspec *spec = leds->pdata->spec; | |
216ec6cc SW |
297 | struct regmap *regmap = leds->hw->regmap; |
298 | unsigned long period; | |
299 | u8 duty_hw; | |
300 | int ret; | |
301 | ||
216ec6cc SW |
302 | /* |
303 | * LED subsystem requires a default user | |
304 | * friendly blink pattern for the LED so using | |
305 | * 1Hz duty cycle 50% here if without specific | |
306 | * value delay_on and delay off being assigned. | |
307 | */ | |
308 | if (!*delay_on && !*delay_off) { | |
309 | *delay_on = 500; | |
310 | *delay_off = 500; | |
311 | } | |
312 | ||
fa31311c TR |
313 | /* |
314 | * Units are in ms, if over the hardware able | |
315 | * to support, fallback into software blink | |
316 | */ | |
317 | period = *delay_on + *delay_off; | |
318 | ||
3ec0b29e | 319 | if (period > spec->max_period) |
fa31311c TR |
320 | return -EINVAL; |
321 | ||
216ec6cc SW |
322 | /* |
323 | * Calculate duty_hw based on the percentage of period during | |
324 | * which the led is ON. | |
325 | */ | |
4c58b6d9 | 326 | duty_hw = DIV_ROUND_CLOSEST(*delay_on * 100000ul, period * spec->unit_duty); |
216ec6cc SW |
327 | |
328 | /* hardware doesn't support zero duty cycle. */ | |
329 | if (!duty_hw) | |
330 | return -EINVAL; | |
331 | ||
332 | mutex_lock(&leds->lock); | |
333 | /* | |
334 | * Set max_brightness as the software blink behavior | |
335 | * when no blink brightness. | |
336 | */ | |
337 | if (!led->current_brightness) { | |
338 | ret = mt6323_led_hw_on(cdev, cdev->max_brightness); | |
339 | if (ret < 0) | |
340 | goto out; | |
341 | led->current_brightness = cdev->max_brightness; | |
342 | } | |
343 | ||
9bef1414 ADR |
344 | ret = regmap_update_bits(regmap, ISINK_CON(regs->isink_con[0], led->id), |
345 | ISINK_DIM_DUTY_MASK, | |
346 | ISINK_DIM_DUTY(duty_hw - 1)); | |
216ec6cc SW |
347 | if (ret < 0) |
348 | goto out; | |
349 | ||
9bef1414 ADR |
350 | ret = regmap_update_bits(regmap, ISINK_CON(regs->isink_con[1], led->id), |
351 | ISINK_DIM_FSEL_MASK, | |
352 | ISINK_DIM_FSEL(period - 1)); | |
216ec6cc SW |
353 | out: |
354 | mutex_unlock(&leds->lock); | |
355 | ||
356 | return ret; | |
357 | } | |
358 | ||
359 | static int mt6323_led_set_brightness(struct led_classdev *cdev, | |
360 | enum led_brightness brightness) | |
361 | { | |
362 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
363 | struct mt6323_leds *leds = led->parent; | |
364 | int ret; | |
365 | ||
366 | mutex_lock(&leds->lock); | |
367 | ||
368 | if (!led->current_brightness && brightness) { | |
369 | ret = mt6323_led_hw_on(cdev, brightness); | |
370 | if (ret < 0) | |
371 | goto out; | |
372 | } else if (brightness) { | |
373 | ret = mt6323_led_hw_brightness(cdev, brightness); | |
374 | if (ret < 0) | |
375 | goto out; | |
376 | } else { | |
377 | ret = mt6323_led_hw_off(cdev); | |
378 | if (ret < 0) | |
379 | goto out; | |
380 | } | |
381 | ||
382 | led->current_brightness = brightness; | |
383 | out: | |
384 | mutex_unlock(&leds->lock); | |
385 | ||
386 | return ret; | |
387 | } | |
388 | ||
9bb0a9e0 ADR |
389 | static int mtk_wled_hw_on(struct led_classdev *cdev) |
390 | { | |
391 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
392 | struct mt6323_leds *leds = led->parent; | |
393 | const struct mt6323_regs *regs = leds->pdata->regs; | |
394 | struct regmap *regmap = leds->hw->regmap; | |
395 | int ret; | |
396 | ||
397 | ret = regmap_clear_bits(regmap, regs->top_ckpdn[0], RG_VWLED_32K_CK_PDN); | |
398 | if (ret) | |
399 | return ret; | |
400 | ||
401 | ret = regmap_clear_bits(regmap, regs->top_ckpdn[0], RG_VWLED_6M_CK_PDN); | |
402 | if (ret) | |
403 | return ret; | |
404 | ||
405 | ret = regmap_clear_bits(regmap, regs->top_ckpdn[0], RG_VWLED_1M_CK_PDN); | |
406 | if (ret) | |
407 | return ret; | |
408 | ||
409 | usleep_range(5000, 6000); | |
410 | ||
411 | /* Enable WLED channel pair */ | |
412 | ret = regmap_set_bits(regmap, regs->iwled_en_ctrl, BIT(led->id)); | |
413 | if (ret) | |
414 | return ret; | |
415 | ||
416 | ret = regmap_set_bits(regmap, regs->iwled_en_ctrl, BIT(led->id + 1)); | |
417 | if (ret) | |
418 | return ret; | |
419 | ||
420 | return 0; | |
421 | } | |
422 | ||
423 | static int mtk_wled_hw_off(struct led_classdev *cdev) | |
424 | { | |
425 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
426 | struct mt6323_leds *leds = led->parent; | |
427 | const struct mt6323_regs *regs = leds->pdata->regs; | |
428 | struct regmap *regmap = leds->hw->regmap; | |
429 | int ret; | |
430 | ||
431 | ret = regmap_clear_bits(regmap, regs->iwled_en_ctrl, BIT(led->id + 1)); | |
432 | if (ret) | |
433 | return ret; | |
434 | ||
435 | ret = regmap_clear_bits(regmap, regs->iwled_en_ctrl, BIT(led->id)); | |
436 | if (ret) | |
437 | return ret; | |
438 | ||
439 | ret = regmap_set_bits(regmap, regs->top_ckpdn[0], RG_VWLED_32K_CK_PDN); | |
440 | if (ret) | |
441 | return ret; | |
442 | ||
443 | ret = regmap_set_bits(regmap, regs->top_ckpdn[0], RG_VWLED_6M_CK_PDN); | |
444 | if (ret) | |
445 | return ret; | |
446 | ||
447 | ret = regmap_set_bits(regmap, regs->top_ckpdn[0], RG_VWLED_1M_CK_PDN); | |
448 | if (ret) | |
449 | return ret; | |
450 | ||
451 | return 0; | |
452 | } | |
453 | ||
877e9119 | 454 | static enum led_brightness mt6323_get_wled_brightness(struct led_classdev *cdev) |
9bb0a9e0 ADR |
455 | { |
456 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
457 | struct mt6323_leds *leds = led->parent; | |
458 | const struct mt6323_regs *regs = leds->pdata->regs; | |
459 | struct regmap *regmap = leds->hw->regmap; | |
460 | unsigned int status; | |
461 | int ret; | |
462 | ||
463 | ret = regmap_read(regmap, regs->iwled_en_ctrl, &status); | |
464 | if (ret) | |
465 | return 0; | |
466 | ||
467 | /* Always two channels per WLED */ | |
468 | status &= BIT(led->id) | BIT(led->id + 1); | |
469 | ||
470 | return status ? led->current_brightness : 0; | |
471 | } | |
472 | ||
473 | static int mt6323_wled_set_brightness(struct led_classdev *cdev, | |
877e9119 | 474 | enum led_brightness brightness) |
9bb0a9e0 ADR |
475 | { |
476 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
477 | struct mt6323_leds *leds = led->parent; | |
478 | int ret = 0; | |
479 | ||
480 | mutex_lock(&leds->lock); | |
481 | ||
482 | if (brightness) { | |
483 | if (!led->current_brightness) | |
484 | ret = mtk_wled_hw_on(cdev); | |
485 | if (ret) | |
486 | goto out; | |
487 | } else { | |
488 | ret = mtk_wled_hw_off(cdev); | |
489 | if (ret) | |
490 | goto out; | |
491 | } | |
492 | ||
493 | led->current_brightness = brightness; | |
494 | out: | |
495 | mutex_unlock(&leds->lock); | |
496 | ||
497 | return ret; | |
498 | } | |
499 | ||
216ec6cc SW |
500 | static int mt6323_led_set_dt_default(struct led_classdev *cdev, |
501 | struct device_node *np) | |
502 | { | |
503 | struct mt6323_led *led = container_of(cdev, struct mt6323_led, cdev); | |
99cade83 | 504 | enum led_default_state state; |
216ec6cc SW |
505 | int ret = 0; |
506 | ||
99cade83 AS |
507 | state = led_init_default_state_get(of_fwnode_handle(np)); |
508 | switch (state) { | |
509 | case LEDS_DEFSTATE_ON: | |
510 | ret = mt6323_led_set_brightness(cdev, cdev->max_brightness); | |
511 | break; | |
512 | case LEDS_DEFSTATE_KEEP: | |
513 | ret = mt6323_get_led_hw_brightness(cdev); | |
514 | if (ret < 0) | |
515 | return ret; | |
516 | led->current_brightness = ret; | |
517 | ret = 0; | |
518 | break; | |
519 | default: | |
520 | ret = mt6323_led_set_brightness(cdev, LED_OFF); | |
216ec6cc SW |
521 | } |
522 | ||
523 | return ret; | |
524 | } | |
525 | ||
526 | static int mt6323_led_probe(struct platform_device *pdev) | |
527 | { | |
528 | struct device *dev = &pdev->dev; | |
b23ca98a | 529 | struct device_node *np = dev_of_node(dev); |
216ec6cc | 530 | struct device_node *child; |
b23ca98a | 531 | struct mt6397_chip *hw = dev_get_drvdata(dev->parent); |
216ec6cc SW |
532 | struct mt6323_leds *leds; |
533 | struct mt6323_led *led; | |
3ec0b29e ADR |
534 | const struct mt6323_regs *regs; |
535 | const struct mt6323_hwspec *spec; | |
216ec6cc SW |
536 | int ret; |
537 | unsigned int status; | |
538 | u32 reg; | |
9bb0a9e0 | 539 | u8 max_leds; |
216ec6cc SW |
540 | |
541 | leds = devm_kzalloc(dev, sizeof(*leds), GFP_KERNEL); | |
542 | if (!leds) | |
543 | return -ENOMEM; | |
544 | ||
545 | platform_set_drvdata(pdev, leds); | |
546 | leds->dev = dev; | |
3ec0b29e ADR |
547 | leds->pdata = device_get_match_data(dev); |
548 | regs = leds->pdata->regs; | |
549 | spec = leds->pdata->spec; | |
9bb0a9e0 | 550 | max_leds = spec->max_leds + spec->max_wleds; |
216ec6cc SW |
551 | |
552 | /* | |
553 | * leds->hw points to the underlying bus for the register | |
554 | * controlled. | |
555 | */ | |
556 | leds->hw = hw; | |
557 | mutex_init(&leds->lock); | |
558 | ||
9bef1414 | 559 | status = RG_DRV_32K_CK_PDN; |
3ec0b29e | 560 | ret = regmap_update_bits(leds->hw->regmap, regs->top_ckpdn[0], |
9bef1414 | 561 | RG_DRV_32K_CK_PDN_MASK, ~status); |
216ec6cc SW |
562 | if (ret < 0) { |
563 | dev_err(leds->dev, | |
3ec0b29e | 564 | "Failed to update TOP_CKPDN0 Register\n"); |
216ec6cc SW |
565 | return ret; |
566 | } | |
567 | ||
568 | for_each_available_child_of_node(np, child) { | |
6b8274de | 569 | struct led_init_data init_data = {}; |
9bb0a9e0 | 570 | bool is_wled; |
6b8274de | 571 | |
216ec6cc SW |
572 | ret = of_property_read_u32(child, "reg", ®); |
573 | if (ret) { | |
574 | dev_err(dev, "Failed to read led 'reg' property\n"); | |
575 | goto put_child_node; | |
576 | } | |
577 | ||
9bb0a9e0 | 578 | if (reg >= max_leds || reg >= MAX_SUPPORTED_LEDS || |
3ec0b29e | 579 | leds->led[reg]) { |
216ec6cc SW |
580 | dev_err(dev, "Invalid led reg %u\n", reg); |
581 | ret = -EINVAL; | |
582 | goto put_child_node; | |
583 | } | |
584 | ||
585 | led = devm_kzalloc(dev, sizeof(*led), GFP_KERNEL); | |
586 | if (!led) { | |
587 | ret = -ENOMEM; | |
588 | goto put_child_node; | |
589 | } | |
590 | ||
9bb0a9e0 ADR |
591 | is_wled = of_property_read_bool(child, "mediatek,is-wled"); |
592 | ||
216ec6cc SW |
593 | leds->led[reg] = led; |
594 | leds->led[reg]->id = reg; | |
3ec0b29e | 595 | leds->led[reg]->cdev.max_brightness = spec->max_brightness; |
9bb0a9e0 ADR |
596 | |
597 | if (is_wled) { | |
598 | leds->led[reg]->cdev.brightness_set_blocking = | |
599 | mt6323_wled_set_brightness; | |
600 | leds->led[reg]->cdev.brightness_get = | |
601 | mt6323_get_wled_brightness; | |
602 | } else { | |
603 | leds->led[reg]->cdev.brightness_set_blocking = | |
604 | mt6323_led_set_brightness; | |
605 | leds->led[reg]->cdev.blink_set = mt6323_led_set_blink; | |
606 | leds->led[reg]->cdev.brightness_get = | |
607 | mt6323_get_led_hw_brightness; | |
608 | } | |
216ec6cc SW |
609 | leds->led[reg]->parent = leds; |
610 | ||
611 | ret = mt6323_led_set_dt_default(&leds->led[reg]->cdev, child); | |
612 | if (ret < 0) { | |
613 | dev_err(leds->dev, | |
614 | "Failed to LED set default from devicetree\n"); | |
615 | goto put_child_node; | |
616 | } | |
617 | ||
6b8274de MB |
618 | init_data.fwnode = of_fwnode_handle(child); |
619 | ||
620 | ret = devm_led_classdev_register_ext(dev, &leds->led[reg]->cdev, | |
621 | &init_data); | |
216ec6cc | 622 | if (ret) { |
b23ca98a | 623 | dev_err(dev, "Failed to register LED: %d\n", ret); |
216ec6cc SW |
624 | goto put_child_node; |
625 | } | |
216ec6cc SW |
626 | } |
627 | ||
628 | return 0; | |
629 | ||
630 | put_child_node: | |
631 | of_node_put(child); | |
632 | return ret; | |
633 | } | |
634 | ||
60613020 | 635 | static void mt6323_led_remove(struct platform_device *pdev) |
216ec6cc SW |
636 | { |
637 | struct mt6323_leds *leds = platform_get_drvdata(pdev); | |
3ec0b29e | 638 | const struct mt6323_regs *regs = leds->pdata->regs; |
216ec6cc SW |
639 | int i; |
640 | ||
641 | /* Turn the LEDs off on driver removal. */ | |
642 | for (i = 0 ; leds->led[i] ; i++) | |
643 | mt6323_led_hw_off(&leds->led[i]->cdev); | |
644 | ||
3ec0b29e | 645 | regmap_update_bits(leds->hw->regmap, regs->top_ckpdn[0], |
9bef1414 ADR |
646 | RG_DRV_32K_CK_PDN_MASK, |
647 | RG_DRV_32K_CK_PDN); | |
216ec6cc SW |
648 | |
649 | mutex_destroy(&leds->lock); | |
216ec6cc SW |
650 | } |
651 | ||
3ec0b29e ADR |
652 | static const struct mt6323_regs mt6323_registers = { |
653 | .top_ckpdn = (const u16[]){ 0x102, 0x106, 0x10e }, | |
654 | .num_top_ckpdn = 3, | |
655 | .top_ckcon = (const u16[]){ 0x120, 0x126 }, | |
656 | .num_top_ckcon = 2, | |
657 | .isink_con = (const u16[]){ 0x330, 0x332, 0x334 }, | |
658 | .num_isink_con = 3, | |
659 | .isink_max_regs = 4, /* ISINK[0..3] */ | |
660 | .isink_en_ctrl = 0x356, | |
661 | }; | |
662 | ||
9540989c ADR |
663 | static const struct mt6323_regs mt6331_registers = { |
664 | .top_ckpdn = (const u16[]){ 0x138, 0x13e, 0x144 }, | |
665 | .num_top_ckpdn = 3, | |
666 | .top_ckcon = (const u16[]){ 0x14c, 0x14a }, | |
667 | .num_top_ckcon = 2, | |
668 | .isink_con = (const u16[]){ 0x40c, 0x40e, 0x410, 0x412, 0x414 }, | |
669 | .num_isink_con = 5, | |
670 | .isink_max_regs = 4, /* ISINK[0..3] */ | |
671 | .isink_en_ctrl = 0x43a, | |
672 | }; | |
673 | ||
9bb0a9e0 ADR |
674 | static const struct mt6323_regs mt6332_registers = { |
675 | .top_ckpdn = (const u16[]){ 0x8094, 0x809a, 0x80a0 }, | |
676 | .num_top_ckpdn = 3, | |
677 | .top_ckcon = (const u16[]){ 0x80a6, 0x80ac }, | |
678 | .num_top_ckcon = 2, | |
679 | .isink_con = (const u16[]){ 0x8cd4 }, | |
680 | .num_isink_con = 1, | |
681 | .isink_max_regs = 12, /* IWLED[0..2, 3..9] */ | |
682 | .iwled_en_ctrl = 0x8cda, | |
683 | }; | |
684 | ||
3ec0b29e ADR |
685 | static const struct mt6323_hwspec mt6323_spec = { |
686 | .max_period = 10000, | |
687 | .max_leds = 4, | |
688 | .max_brightness = 6, | |
689 | .unit_duty = 3125, | |
690 | }; | |
691 | ||
9bb0a9e0 ADR |
692 | static const struct mt6323_hwspec mt6332_spec = { |
693 | /* There are no LEDs in MT6332. Only WLEDs are present. */ | |
694 | .max_leds = 0, | |
695 | .max_wleds = 1, | |
696 | .max_brightness = 1024, | |
697 | }; | |
698 | ||
3ec0b29e ADR |
699 | static const struct mt6323_data mt6323_pdata = { |
700 | .regs = &mt6323_registers, | |
701 | .spec = &mt6323_spec, | |
702 | }; | |
703 | ||
9540989c ADR |
704 | static const struct mt6323_data mt6331_pdata = { |
705 | .regs = &mt6331_registers, | |
706 | .spec = &mt6323_spec, | |
707 | }; | |
708 | ||
9bb0a9e0 ADR |
709 | static const struct mt6323_data mt6332_pdata = { |
710 | .regs = &mt6332_registers, | |
711 | .spec = &mt6332_spec, | |
712 | }; | |
713 | ||
216ec6cc | 714 | static const struct of_device_id mt6323_led_dt_match[] = { |
3ec0b29e | 715 | { .compatible = "mediatek,mt6323-led", .data = &mt6323_pdata}, |
9540989c | 716 | { .compatible = "mediatek,mt6331-led", .data = &mt6331_pdata }, |
9bb0a9e0 | 717 | { .compatible = "mediatek,mt6332-led", .data = &mt6332_pdata }, |
216ec6cc SW |
718 | {}, |
719 | }; | |
720 | MODULE_DEVICE_TABLE(of, mt6323_led_dt_match); | |
721 | ||
722 | static struct platform_driver mt6323_led_driver = { | |
723 | .probe = mt6323_led_probe, | |
60613020 | 724 | .remove_new = mt6323_led_remove, |
216ec6cc SW |
725 | .driver = { |
726 | .name = "mt6323-led", | |
727 | .of_match_table = mt6323_led_dt_match, | |
728 | }, | |
729 | }; | |
730 | ||
731 | module_platform_driver(mt6323_led_driver); | |
732 | ||
733 | MODULE_DESCRIPTION("LED driver for Mediatek MT6323 PMIC"); | |
734 | MODULE_AUTHOR("Sean Wang <sean.wang@mediatek.com>"); | |
735 | MODULE_LICENSE("GPL"); |