Commit | Line | Data |
---|---|---|
f27ecacc | 1 | /* |
f27ecacc RK |
2 | * Copyright (C) 2002 ARM Limited, All Rights Reserved. |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | * | |
8 | * Interrupt architecture for the GIC: | |
9 | * | |
10 | * o There is one Interrupt Distributor, which receives interrupts | |
11 | * from system devices and sends them to the Interrupt Controllers. | |
12 | * | |
13 | * o There is one CPU Interface per CPU, which sends interrupts sent | |
14 | * by the Distributor, and interrupts generated locally, to the | |
b3a1bde4 CM |
15 | * associated CPU. The base address of the CPU interface is usually |
16 | * aliased so that the same address points to different chips depending | |
17 | * on the CPU it is accessed from. | |
f27ecacc RK |
18 | * |
19 | * Note that IRQs 0-31 are special - they are local to each CPU. | |
20 | * As such, the enable set/clear, pending set/clear and active bit | |
21 | * registers are banked per-cpu for these sources. | |
22 | */ | |
23 | #include <linux/init.h> | |
24 | #include <linux/kernel.h> | |
f37a53cc | 25 | #include <linux/err.h> |
7e1efcf5 | 26 | #include <linux/module.h> |
f27ecacc RK |
27 | #include <linux/list.h> |
28 | #include <linux/smp.h> | |
c0114709 | 29 | #include <linux/cpu.h> |
254056f3 | 30 | #include <linux/cpu_pm.h> |
dcb86e8c | 31 | #include <linux/cpumask.h> |
fced80c7 | 32 | #include <linux/io.h> |
b3f7ed03 RH |
33 | #include <linux/of.h> |
34 | #include <linux/of_address.h> | |
35 | #include <linux/of_irq.h> | |
d60fc389 | 36 | #include <linux/acpi.h> |
4294f8ba | 37 | #include <linux/irqdomain.h> |
292b293c MZ |
38 | #include <linux/interrupt.h> |
39 | #include <linux/percpu.h> | |
40 | #include <linux/slab.h> | |
41a83e06 | 41 | #include <linux/irqchip.h> |
de88cbb7 | 42 | #include <linux/irqchip/chained_irq.h> |
520f7bd7 | 43 | #include <linux/irqchip/arm-gic.h> |
f27ecacc | 44 | |
29e697b1 | 45 | #include <asm/cputype.h> |
f27ecacc | 46 | #include <asm/irq.h> |
562e0027 | 47 | #include <asm/exception.h> |
eb50439b | 48 | #include <asm/smp_plat.h> |
0b996fd3 | 49 | #include <asm/virt.h> |
f27ecacc | 50 | |
d51d0af4 | 51 | #include "irq-gic-common.h" |
f27ecacc | 52 | |
76e52dd0 MZ |
53 | #ifdef CONFIG_ARM64 |
54 | #include <asm/cpufeature.h> | |
55 | ||
56 | static void gic_check_cpu_features(void) | |
57 | { | |
25fc11ae | 58 | WARN_TAINT_ONCE(this_cpu_has_cap(ARM64_HAS_SYSREG_GIC_CPUIF), |
76e52dd0 MZ |
59 | TAINT_CPU_OUT_OF_SPEC, |
60 | "GICv3 system registers enabled, broken firmware!\n"); | |
61 | } | |
62 | #else | |
63 | #define gic_check_cpu_features() do { } while(0) | |
64 | #endif | |
65 | ||
db0d4db2 MZ |
66 | union gic_base { |
67 | void __iomem *common_base; | |
6859358e | 68 | void __percpu * __iomem *percpu_base; |
db0d4db2 MZ |
69 | }; |
70 | ||
71 | struct gic_chip_data { | |
58b89649 | 72 | struct irq_chip chip; |
db0d4db2 MZ |
73 | union gic_base dist_base; |
74 | union gic_base cpu_base; | |
f673b9b5 JH |
75 | void __iomem *raw_dist_base; |
76 | void __iomem *raw_cpu_base; | |
77 | u32 percpu_offset; | |
9c8edddf | 78 | #if defined(CONFIG_CPU_PM) || defined(CONFIG_ARM_GIC_PM) |
db0d4db2 | 79 | u32 saved_spi_enable[DIV_ROUND_UP(1020, 32)]; |
1c7d4dd4 | 80 | u32 saved_spi_active[DIV_ROUND_UP(1020, 32)]; |
db0d4db2 MZ |
81 | u32 saved_spi_conf[DIV_ROUND_UP(1020, 16)]; |
82 | u32 saved_spi_target[DIV_ROUND_UP(1020, 4)]; | |
83 | u32 __percpu *saved_ppi_enable; | |
1c7d4dd4 | 84 | u32 __percpu *saved_ppi_active; |
db0d4db2 MZ |
85 | u32 __percpu *saved_ppi_conf; |
86 | #endif | |
75294957 | 87 | struct irq_domain *domain; |
db0d4db2 MZ |
88 | unsigned int gic_irqs; |
89 | #ifdef CONFIG_GIC_NON_BANKED | |
90 | void __iomem *(*get_base)(union gic_base *); | |
91 | #endif | |
92 | }; | |
93 | ||
04c8b0f8 MZ |
94 | #ifdef CONFIG_BL_SWITCHER |
95 | ||
96 | static DEFINE_RAW_SPINLOCK(cpu_map_lock); | |
97 | ||
98 | #define gic_lock_irqsave(f) \ | |
99 | raw_spin_lock_irqsave(&cpu_map_lock, (f)) | |
100 | #define gic_unlock_irqrestore(f) \ | |
101 | raw_spin_unlock_irqrestore(&cpu_map_lock, (f)) | |
102 | ||
103 | #define gic_lock() raw_spin_lock(&cpu_map_lock) | |
104 | #define gic_unlock() raw_spin_unlock(&cpu_map_lock) | |
105 | ||
106 | #else | |
107 | ||
108 | #define gic_lock_irqsave(f) do { (void)(f); } while(0) | |
109 | #define gic_unlock_irqrestore(f) do { (void)(f); } while(0) | |
110 | ||
111 | #define gic_lock() do { } while(0) | |
112 | #define gic_unlock() do { } while(0) | |
113 | ||
114 | #endif | |
f27ecacc | 115 | |
384a2902 NP |
116 | /* |
117 | * The GIC mapping of CPU interfaces does not necessarily match | |
118 | * the logical CPU numbering. Let's use a mapping as returned | |
119 | * by the GIC itself. | |
120 | */ | |
121 | #define NR_GIC_CPU_IF 8 | |
122 | static u8 gic_cpu_map[NR_GIC_CPU_IF] __read_mostly; | |
123 | ||
0b996fd3 MZ |
124 | static struct static_key supports_deactivate = STATIC_KEY_INIT_TRUE; |
125 | ||
a27d21e0 | 126 | static struct gic_chip_data gic_data[CONFIG_ARM_GIC_MAX_NR] __read_mostly; |
b3a1bde4 | 127 | |
502d6df1 JG |
128 | static struct gic_kvm_info gic_v2_kvm_info; |
129 | ||
db0d4db2 MZ |
130 | #ifdef CONFIG_GIC_NON_BANKED |
131 | static void __iomem *gic_get_percpu_base(union gic_base *base) | |
132 | { | |
513d1a28 | 133 | return raw_cpu_read(*base->percpu_base); |
db0d4db2 MZ |
134 | } |
135 | ||
136 | static void __iomem *gic_get_common_base(union gic_base *base) | |
137 | { | |
138 | return base->common_base; | |
139 | } | |
140 | ||
141 | static inline void __iomem *gic_data_dist_base(struct gic_chip_data *data) | |
142 | { | |
143 | return data->get_base(&data->dist_base); | |
144 | } | |
145 | ||
146 | static inline void __iomem *gic_data_cpu_base(struct gic_chip_data *data) | |
147 | { | |
148 | return data->get_base(&data->cpu_base); | |
149 | } | |
150 | ||
151 | static inline void gic_set_base_accessor(struct gic_chip_data *data, | |
152 | void __iomem *(*f)(union gic_base *)) | |
153 | { | |
154 | data->get_base = f; | |
155 | } | |
156 | #else | |
157 | #define gic_data_dist_base(d) ((d)->dist_base.common_base) | |
158 | #define gic_data_cpu_base(d) ((d)->cpu_base.common_base) | |
46f101df | 159 | #define gic_set_base_accessor(d, f) |
db0d4db2 MZ |
160 | #endif |
161 | ||
7d1f4288 | 162 | static inline void __iomem *gic_dist_base(struct irq_data *d) |
b3a1bde4 | 163 | { |
7d1f4288 | 164 | struct gic_chip_data *gic_data = irq_data_get_irq_chip_data(d); |
db0d4db2 | 165 | return gic_data_dist_base(gic_data); |
b3a1bde4 CM |
166 | } |
167 | ||
7d1f4288 | 168 | static inline void __iomem *gic_cpu_base(struct irq_data *d) |
b3a1bde4 | 169 | { |
7d1f4288 | 170 | struct gic_chip_data *gic_data = irq_data_get_irq_chip_data(d); |
db0d4db2 | 171 | return gic_data_cpu_base(gic_data); |
b3a1bde4 CM |
172 | } |
173 | ||
7d1f4288 | 174 | static inline unsigned int gic_irq(struct irq_data *d) |
b3a1bde4 | 175 | { |
4294f8ba | 176 | return d->hwirq; |
b3a1bde4 CM |
177 | } |
178 | ||
01f779f4 MZ |
179 | static inline bool cascading_gic_irq(struct irq_data *d) |
180 | { | |
181 | void *data = irq_data_get_irq_handler_data(d); | |
182 | ||
183 | /* | |
71466535 TG |
184 | * If handler_data is set, this is a cascading interrupt, and |
185 | * it cannot possibly be forwarded. | |
01f779f4 | 186 | */ |
71466535 | 187 | return data != NULL; |
01f779f4 MZ |
188 | } |
189 | ||
f27ecacc RK |
190 | /* |
191 | * Routines to acknowledge, disable and enable interrupts | |
f27ecacc | 192 | */ |
56717807 MZ |
193 | static void gic_poke_irq(struct irq_data *d, u32 offset) |
194 | { | |
195 | u32 mask = 1 << (gic_irq(d) % 32); | |
196 | writel_relaxed(mask, gic_dist_base(d) + offset + (gic_irq(d) / 32) * 4); | |
197 | } | |
198 | ||
199 | static int gic_peek_irq(struct irq_data *d, u32 offset) | |
f27ecacc | 200 | { |
4294f8ba | 201 | u32 mask = 1 << (gic_irq(d) % 32); |
56717807 MZ |
202 | return !!(readl_relaxed(gic_dist_base(d) + offset + (gic_irq(d) / 32) * 4) & mask); |
203 | } | |
204 | ||
205 | static void gic_mask_irq(struct irq_data *d) | |
206 | { | |
56717807 | 207 | gic_poke_irq(d, GIC_DIST_ENABLE_CLEAR); |
f27ecacc RK |
208 | } |
209 | ||
0b996fd3 MZ |
210 | static void gic_eoimode1_mask_irq(struct irq_data *d) |
211 | { | |
212 | gic_mask_irq(d); | |
01f779f4 MZ |
213 | /* |
214 | * When masking a forwarded interrupt, make sure it is | |
215 | * deactivated as well. | |
216 | * | |
217 | * This ensures that an interrupt that is getting | |
218 | * disabled/masked will not get "stuck", because there is | |
219 | * noone to deactivate it (guest is being terminated). | |
220 | */ | |
71466535 | 221 | if (irqd_is_forwarded_to_vcpu(d)) |
01f779f4 | 222 | gic_poke_irq(d, GIC_DIST_ACTIVE_CLEAR); |
0b996fd3 MZ |
223 | } |
224 | ||
7d1f4288 | 225 | static void gic_unmask_irq(struct irq_data *d) |
f27ecacc | 226 | { |
56717807 | 227 | gic_poke_irq(d, GIC_DIST_ENABLE_SET); |
f27ecacc RK |
228 | } |
229 | ||
1a01753e WD |
230 | static void gic_eoi_irq(struct irq_data *d) |
231 | { | |
6ac77e46 | 232 | writel_relaxed(gic_irq(d), gic_cpu_base(d) + GIC_CPU_EOI); |
1a01753e WD |
233 | } |
234 | ||
0b996fd3 MZ |
235 | static void gic_eoimode1_eoi_irq(struct irq_data *d) |
236 | { | |
01f779f4 | 237 | /* Do not deactivate an IRQ forwarded to a vcpu. */ |
71466535 | 238 | if (irqd_is_forwarded_to_vcpu(d)) |
01f779f4 MZ |
239 | return; |
240 | ||
0b996fd3 MZ |
241 | writel_relaxed(gic_irq(d), gic_cpu_base(d) + GIC_CPU_DEACTIVATE); |
242 | } | |
243 | ||
56717807 MZ |
244 | static int gic_irq_set_irqchip_state(struct irq_data *d, |
245 | enum irqchip_irq_state which, bool val) | |
246 | { | |
247 | u32 reg; | |
248 | ||
249 | switch (which) { | |
250 | case IRQCHIP_STATE_PENDING: | |
251 | reg = val ? GIC_DIST_PENDING_SET : GIC_DIST_PENDING_CLEAR; | |
252 | break; | |
253 | ||
254 | case IRQCHIP_STATE_ACTIVE: | |
255 | reg = val ? GIC_DIST_ACTIVE_SET : GIC_DIST_ACTIVE_CLEAR; | |
256 | break; | |
257 | ||
258 | case IRQCHIP_STATE_MASKED: | |
259 | reg = val ? GIC_DIST_ENABLE_CLEAR : GIC_DIST_ENABLE_SET; | |
260 | break; | |
261 | ||
262 | default: | |
263 | return -EINVAL; | |
264 | } | |
265 | ||
266 | gic_poke_irq(d, reg); | |
267 | return 0; | |
268 | } | |
269 | ||
270 | static int gic_irq_get_irqchip_state(struct irq_data *d, | |
271 | enum irqchip_irq_state which, bool *val) | |
272 | { | |
273 | switch (which) { | |
274 | case IRQCHIP_STATE_PENDING: | |
275 | *val = gic_peek_irq(d, GIC_DIST_PENDING_SET); | |
276 | break; | |
277 | ||
278 | case IRQCHIP_STATE_ACTIVE: | |
279 | *val = gic_peek_irq(d, GIC_DIST_ACTIVE_SET); | |
280 | break; | |
281 | ||
282 | case IRQCHIP_STATE_MASKED: | |
283 | *val = !gic_peek_irq(d, GIC_DIST_ENABLE_SET); | |
284 | break; | |
285 | ||
286 | default: | |
287 | return -EINVAL; | |
288 | } | |
289 | ||
290 | return 0; | |
291 | } | |
292 | ||
7d1f4288 | 293 | static int gic_set_type(struct irq_data *d, unsigned int type) |
5c0c1f08 | 294 | { |
7d1f4288 LB |
295 | void __iomem *base = gic_dist_base(d); |
296 | unsigned int gicirq = gic_irq(d); | |
5c0c1f08 RV |
297 | |
298 | /* Interrupt configuration for SGIs can't be changed */ | |
299 | if (gicirq < 16) | |
300 | return -EINVAL; | |
301 | ||
fb7e7deb LD |
302 | /* SPIs have restrictions on the supported types */ |
303 | if (gicirq >= 32 && type != IRQ_TYPE_LEVEL_HIGH && | |
304 | type != IRQ_TYPE_EDGE_RISING) | |
5c0c1f08 RV |
305 | return -EINVAL; |
306 | ||
1dcc73d7 | 307 | return gic_configure_irq(gicirq, type, base, NULL); |
d7ed36a4 SS |
308 | } |
309 | ||
01f779f4 MZ |
310 | static int gic_irq_set_vcpu_affinity(struct irq_data *d, void *vcpu) |
311 | { | |
312 | /* Only interrupts on the primary GIC can be forwarded to a vcpu. */ | |
313 | if (cascading_gic_irq(d)) | |
314 | return -EINVAL; | |
315 | ||
71466535 TG |
316 | if (vcpu) |
317 | irqd_set_forwarded_to_vcpu(d); | |
318 | else | |
319 | irqd_clr_forwarded_to_vcpu(d); | |
01f779f4 MZ |
320 | return 0; |
321 | } | |
322 | ||
a06f5466 | 323 | #ifdef CONFIG_SMP |
c191789c RK |
324 | static int gic_set_affinity(struct irq_data *d, const struct cpumask *mask_val, |
325 | bool force) | |
f27ecacc | 326 | { |
7d1f4288 | 327 | void __iomem *reg = gic_dist_base(d) + GIC_DIST_TARGET + (gic_irq(d) & ~3); |
ffde1de6 | 328 | unsigned int cpu, shift = (gic_irq(d) % 4) * 8; |
c191789c | 329 | u32 val, mask, bit; |
cf613871 | 330 | unsigned long flags; |
f27ecacc | 331 | |
ffde1de6 TG |
332 | if (!force) |
333 | cpu = cpumask_any_and(mask_val, cpu_online_mask); | |
334 | else | |
335 | cpu = cpumask_first(mask_val); | |
336 | ||
384a2902 | 337 | if (cpu >= NR_GIC_CPU_IF || cpu >= nr_cpu_ids) |
87507500 | 338 | return -EINVAL; |
c191789c | 339 | |
04c8b0f8 | 340 | gic_lock_irqsave(flags); |
c191789c | 341 | mask = 0xff << shift; |
384a2902 | 342 | bit = gic_cpu_map[cpu] << shift; |
6ac77e46 SS |
343 | val = readl_relaxed(reg) & ~mask; |
344 | writel_relaxed(val | bit, reg); | |
04c8b0f8 | 345 | gic_unlock_irqrestore(flags); |
d5dedd45 | 346 | |
0407dace | 347 | return IRQ_SET_MASK_OK_DONE; |
f27ecacc | 348 | } |
a06f5466 | 349 | #endif |
f27ecacc | 350 | |
8783dd3a | 351 | static void __exception_irq_entry gic_handle_irq(struct pt_regs *regs) |
562e0027 MZ |
352 | { |
353 | u32 irqstat, irqnr; | |
354 | struct gic_chip_data *gic = &gic_data[0]; | |
355 | void __iomem *cpu_base = gic_data_cpu_base(gic); | |
356 | ||
357 | do { | |
358 | irqstat = readl_relaxed(cpu_base + GIC_CPU_INTACK); | |
b8802f76 | 359 | irqnr = irqstat & GICC_IAR_INT_ID_MASK; |
562e0027 | 360 | |
327ebe1f | 361 | if (likely(irqnr > 15 && irqnr < 1020)) { |
0b996fd3 MZ |
362 | if (static_key_true(&supports_deactivate)) |
363 | writel_relaxed(irqstat, cpu_base + GIC_CPU_EOI); | |
60031b4e | 364 | handle_domain_irq(gic->domain, irqnr, regs); |
562e0027 MZ |
365 | continue; |
366 | } | |
367 | if (irqnr < 16) { | |
368 | writel_relaxed(irqstat, cpu_base + GIC_CPU_EOI); | |
0b996fd3 MZ |
369 | if (static_key_true(&supports_deactivate)) |
370 | writel_relaxed(irqstat, cpu_base + GIC_CPU_DEACTIVATE); | |
562e0027 | 371 | #ifdef CONFIG_SMP |
f86c4fbd WD |
372 | /* |
373 | * Ensure any shared data written by the CPU sending | |
374 | * the IPI is read after we've read the ACK register | |
375 | * on the GIC. | |
376 | * | |
377 | * Pairs with the write barrier in gic_raise_softirq | |
378 | */ | |
379 | smp_rmb(); | |
562e0027 MZ |
380 | handle_IPI(irqnr, regs); |
381 | #endif | |
382 | continue; | |
383 | } | |
384 | break; | |
385 | } while (1); | |
386 | } | |
387 | ||
bd0b9ac4 | 388 | static void gic_handle_cascade_irq(struct irq_desc *desc) |
b3a1bde4 | 389 | { |
5b29264c JL |
390 | struct gic_chip_data *chip_data = irq_desc_get_handler_data(desc); |
391 | struct irq_chip *chip = irq_desc_get_chip(desc); | |
0f347bb9 | 392 | unsigned int cascade_irq, gic_irq; |
b3a1bde4 CM |
393 | unsigned long status; |
394 | ||
1a01753e | 395 | chained_irq_enter(chip, desc); |
b3a1bde4 | 396 | |
db0d4db2 | 397 | status = readl_relaxed(gic_data_cpu_base(chip_data) + GIC_CPU_INTACK); |
b3a1bde4 | 398 | |
e5f81539 FK |
399 | gic_irq = (status & GICC_IAR_INT_ID_MASK); |
400 | if (gic_irq == GICC_INT_SPURIOUS) | |
b3a1bde4 | 401 | goto out; |
b3a1bde4 | 402 | |
75294957 GL |
403 | cascade_irq = irq_find_mapping(chip_data->domain, gic_irq); |
404 | if (unlikely(gic_irq < 32 || gic_irq > 1020)) | |
bd0b9ac4 | 405 | handle_bad_irq(desc); |
0f347bb9 RK |
406 | else |
407 | generic_handle_irq(cascade_irq); | |
b3a1bde4 CM |
408 | |
409 | out: | |
1a01753e | 410 | chained_irq_exit(chip, desc); |
b3a1bde4 CM |
411 | } |
412 | ||
38c677cb | 413 | static struct irq_chip gic_chip = { |
7d1f4288 LB |
414 | .irq_mask = gic_mask_irq, |
415 | .irq_unmask = gic_unmask_irq, | |
1a01753e | 416 | .irq_eoi = gic_eoi_irq, |
7d1f4288 | 417 | .irq_set_type = gic_set_type, |
56717807 MZ |
418 | .irq_get_irqchip_state = gic_irq_get_irqchip_state, |
419 | .irq_set_irqchip_state = gic_irq_set_irqchip_state, | |
aec89ef7 SH |
420 | .flags = IRQCHIP_SET_TYPE_MASKED | |
421 | IRQCHIP_SKIP_SET_WAKE | | |
422 | IRQCHIP_MASK_ON_SUSPEND, | |
f27ecacc RK |
423 | }; |
424 | ||
b3a1bde4 CM |
425 | void __init gic_cascade_irq(unsigned int gic_nr, unsigned int irq) |
426 | { | |
a27d21e0 | 427 | BUG_ON(gic_nr >= CONFIG_ARM_GIC_MAX_NR); |
4d83fcf8 TG |
428 | irq_set_chained_handler_and_data(irq, gic_handle_cascade_irq, |
429 | &gic_data[gic_nr]); | |
b3a1bde4 CM |
430 | } |
431 | ||
2bb31351 RK |
432 | static u8 gic_get_cpumask(struct gic_chip_data *gic) |
433 | { | |
434 | void __iomem *base = gic_data_dist_base(gic); | |
435 | u32 mask, i; | |
436 | ||
437 | for (i = mask = 0; i < 32; i += 4) { | |
438 | mask = readl_relaxed(base + GIC_DIST_TARGET + i); | |
439 | mask |= mask >> 16; | |
440 | mask |= mask >> 8; | |
441 | if (mask) | |
442 | break; | |
443 | } | |
444 | ||
6e3aca44 | 445 | if (!mask && num_possible_cpus() > 1) |
2bb31351 RK |
446 | pr_crit("GIC CPU mask not found - kernel will fail to boot.\n"); |
447 | ||
448 | return mask; | |
449 | } | |
450 | ||
4c2880b3 | 451 | static void gic_cpu_if_up(struct gic_chip_data *gic) |
32289506 | 452 | { |
4c2880b3 | 453 | void __iomem *cpu_base = gic_data_cpu_base(gic); |
32289506 | 454 | u32 bypass = 0; |
0b996fd3 MZ |
455 | u32 mode = 0; |
456 | ||
389a00d3 | 457 | if (gic == &gic_data[0] && static_key_true(&supports_deactivate)) |
0b996fd3 | 458 | mode = GIC_CPU_CTRL_EOImodeNS; |
32289506 FK |
459 | |
460 | /* | |
461 | * Preserve bypass disable bits to be written back later | |
462 | */ | |
463 | bypass = readl(cpu_base + GIC_CPU_CTRL); | |
464 | bypass &= GICC_DIS_BYPASS_MASK; | |
465 | ||
0b996fd3 | 466 | writel_relaxed(bypass | mode | GICC_ENABLE, cpu_base + GIC_CPU_CTRL); |
32289506 FK |
467 | } |
468 | ||
469 | ||
cdbb813d | 470 | static void gic_dist_init(struct gic_chip_data *gic) |
f27ecacc | 471 | { |
75294957 | 472 | unsigned int i; |
267840f3 | 473 | u32 cpumask; |
4294f8ba | 474 | unsigned int gic_irqs = gic->gic_irqs; |
db0d4db2 | 475 | void __iomem *base = gic_data_dist_base(gic); |
f27ecacc | 476 | |
e5f81539 | 477 | writel_relaxed(GICD_DISABLE, base + GIC_DIST_CTRL); |
f27ecacc | 478 | |
f27ecacc RK |
479 | /* |
480 | * Set all global interrupts to this CPU only. | |
481 | */ | |
2bb31351 RK |
482 | cpumask = gic_get_cpumask(gic); |
483 | cpumask |= cpumask << 8; | |
484 | cpumask |= cpumask << 16; | |
e6afec9b | 485 | for (i = 32; i < gic_irqs; i += 4) |
6ac77e46 | 486 | writel_relaxed(cpumask, base + GIC_DIST_TARGET + i * 4 / 4); |
f27ecacc | 487 | |
d51d0af4 | 488 | gic_dist_config(base, gic_irqs, NULL); |
f27ecacc | 489 | |
e5f81539 | 490 | writel_relaxed(GICD_ENABLE, base + GIC_DIST_CTRL); |
f27ecacc RK |
491 | } |
492 | ||
dc9722cc | 493 | static int gic_cpu_init(struct gic_chip_data *gic) |
f27ecacc | 494 | { |
db0d4db2 MZ |
495 | void __iomem *dist_base = gic_data_dist_base(gic); |
496 | void __iomem *base = gic_data_cpu_base(gic); | |
384a2902 | 497 | unsigned int cpu_mask, cpu = smp_processor_id(); |
9395f6ea RK |
498 | int i; |
499 | ||
384a2902 | 500 | /* |
567e5a01 JH |
501 | * Setting up the CPU map is only relevant for the primary GIC |
502 | * because any nested/secondary GICs do not directly interface | |
503 | * with the CPU(s). | |
384a2902 | 504 | */ |
567e5a01 JH |
505 | if (gic == &gic_data[0]) { |
506 | /* | |
507 | * Get what the GIC says our CPU mask is. | |
508 | */ | |
dc9722cc JH |
509 | if (WARN_ON(cpu >= NR_GIC_CPU_IF)) |
510 | return -EINVAL; | |
511 | ||
25fc11ae | 512 | gic_check_cpu_features(); |
567e5a01 JH |
513 | cpu_mask = gic_get_cpumask(gic); |
514 | gic_cpu_map[cpu] = cpu_mask; | |
384a2902 | 515 | |
567e5a01 JH |
516 | /* |
517 | * Clear our mask from the other map entries in case they're | |
518 | * still undefined. | |
519 | */ | |
520 | for (i = 0; i < NR_GIC_CPU_IF; i++) | |
521 | if (i != cpu) | |
522 | gic_cpu_map[i] &= ~cpu_mask; | |
523 | } | |
384a2902 | 524 | |
d51d0af4 | 525 | gic_cpu_config(dist_base, NULL); |
9395f6ea | 526 | |
e5f81539 | 527 | writel_relaxed(GICC_INT_PRI_THRESHOLD, base + GIC_CPU_PRIMASK); |
4c2880b3 | 528 | gic_cpu_if_up(gic); |
dc9722cc JH |
529 | |
530 | return 0; | |
f27ecacc RK |
531 | } |
532 | ||
4c2880b3 | 533 | int gic_cpu_if_down(unsigned int gic_nr) |
10d9eb8a | 534 | { |
4c2880b3 | 535 | void __iomem *cpu_base; |
32289506 FK |
536 | u32 val = 0; |
537 | ||
a27d21e0 | 538 | if (gic_nr >= CONFIG_ARM_GIC_MAX_NR) |
4c2880b3 JH |
539 | return -EINVAL; |
540 | ||
541 | cpu_base = gic_data_cpu_base(&gic_data[gic_nr]); | |
32289506 FK |
542 | val = readl(cpu_base + GIC_CPU_CTRL); |
543 | val &= ~GICC_ENABLE; | |
544 | writel_relaxed(val, cpu_base + GIC_CPU_CTRL); | |
4c2880b3 JH |
545 | |
546 | return 0; | |
10d9eb8a NP |
547 | } |
548 | ||
9c8edddf | 549 | #if defined(CONFIG_CPU_PM) || defined(CONFIG_ARM_GIC_PM) |
254056f3 CC |
550 | /* |
551 | * Saves the GIC distributor registers during suspend or idle. Must be called | |
552 | * with interrupts disabled but before powering down the GIC. After calling | |
553 | * this function, no interrupts will be delivered by the GIC, and another | |
554 | * platform-specific wakeup source must be enabled. | |
555 | */ | |
cdbb813d | 556 | void gic_dist_save(struct gic_chip_data *gic) |
254056f3 CC |
557 | { |
558 | unsigned int gic_irqs; | |
559 | void __iomem *dist_base; | |
560 | int i; | |
561 | ||
6e5b5924 JH |
562 | if (WARN_ON(!gic)) |
563 | return; | |
254056f3 | 564 | |
6e5b5924 JH |
565 | gic_irqs = gic->gic_irqs; |
566 | dist_base = gic_data_dist_base(gic); | |
254056f3 CC |
567 | |
568 | if (!dist_base) | |
569 | return; | |
570 | ||
571 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 16); i++) | |
6e5b5924 | 572 | gic->saved_spi_conf[i] = |
254056f3 CC |
573 | readl_relaxed(dist_base + GIC_DIST_CONFIG + i * 4); |
574 | ||
575 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++) | |
6e5b5924 | 576 | gic->saved_spi_target[i] = |
254056f3 CC |
577 | readl_relaxed(dist_base + GIC_DIST_TARGET + i * 4); |
578 | ||
579 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++) | |
6e5b5924 | 580 | gic->saved_spi_enable[i] = |
254056f3 | 581 | readl_relaxed(dist_base + GIC_DIST_ENABLE_SET + i * 4); |
1c7d4dd4 MZ |
582 | |
583 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++) | |
6e5b5924 | 584 | gic->saved_spi_active[i] = |
1c7d4dd4 | 585 | readl_relaxed(dist_base + GIC_DIST_ACTIVE_SET + i * 4); |
254056f3 CC |
586 | } |
587 | ||
588 | /* | |
589 | * Restores the GIC distributor registers during resume or when coming out of | |
590 | * idle. Must be called before enabling interrupts. If a level interrupt | |
591 | * that occured while the GIC was suspended is still present, it will be | |
592 | * handled normally, but any edge interrupts that occured will not be seen by | |
593 | * the GIC and need to be handled by the platform-specific wakeup source. | |
594 | */ | |
cdbb813d | 595 | void gic_dist_restore(struct gic_chip_data *gic) |
254056f3 CC |
596 | { |
597 | unsigned int gic_irqs; | |
598 | unsigned int i; | |
599 | void __iomem *dist_base; | |
600 | ||
6e5b5924 JH |
601 | if (WARN_ON(!gic)) |
602 | return; | |
254056f3 | 603 | |
6e5b5924 JH |
604 | gic_irqs = gic->gic_irqs; |
605 | dist_base = gic_data_dist_base(gic); | |
254056f3 CC |
606 | |
607 | if (!dist_base) | |
608 | return; | |
609 | ||
e5f81539 | 610 | writel_relaxed(GICD_DISABLE, dist_base + GIC_DIST_CTRL); |
254056f3 CC |
611 | |
612 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 16); i++) | |
6e5b5924 | 613 | writel_relaxed(gic->saved_spi_conf[i], |
254056f3 CC |
614 | dist_base + GIC_DIST_CONFIG + i * 4); |
615 | ||
616 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++) | |
e5f81539 | 617 | writel_relaxed(GICD_INT_DEF_PRI_X4, |
254056f3 CC |
618 | dist_base + GIC_DIST_PRI + i * 4); |
619 | ||
620 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 4); i++) | |
6e5b5924 | 621 | writel_relaxed(gic->saved_spi_target[i], |
254056f3 CC |
622 | dist_base + GIC_DIST_TARGET + i * 4); |
623 | ||
92eda4ad MZ |
624 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++) { |
625 | writel_relaxed(GICD_INT_EN_CLR_X32, | |
626 | dist_base + GIC_DIST_ENABLE_CLEAR + i * 4); | |
6e5b5924 | 627 | writel_relaxed(gic->saved_spi_enable[i], |
254056f3 | 628 | dist_base + GIC_DIST_ENABLE_SET + i * 4); |
92eda4ad | 629 | } |
254056f3 | 630 | |
1c7d4dd4 MZ |
631 | for (i = 0; i < DIV_ROUND_UP(gic_irqs, 32); i++) { |
632 | writel_relaxed(GICD_INT_EN_CLR_X32, | |
633 | dist_base + GIC_DIST_ACTIVE_CLEAR + i * 4); | |
6e5b5924 | 634 | writel_relaxed(gic->saved_spi_active[i], |
1c7d4dd4 MZ |
635 | dist_base + GIC_DIST_ACTIVE_SET + i * 4); |
636 | } | |
637 | ||
e5f81539 | 638 | writel_relaxed(GICD_ENABLE, dist_base + GIC_DIST_CTRL); |
254056f3 CC |
639 | } |
640 | ||
cdbb813d | 641 | void gic_cpu_save(struct gic_chip_data *gic) |
254056f3 CC |
642 | { |
643 | int i; | |
644 | u32 *ptr; | |
645 | void __iomem *dist_base; | |
646 | void __iomem *cpu_base; | |
647 | ||
6e5b5924 JH |
648 | if (WARN_ON(!gic)) |
649 | return; | |
254056f3 | 650 | |
6e5b5924 JH |
651 | dist_base = gic_data_dist_base(gic); |
652 | cpu_base = gic_data_cpu_base(gic); | |
254056f3 CC |
653 | |
654 | if (!dist_base || !cpu_base) | |
655 | return; | |
656 | ||
6e5b5924 | 657 | ptr = raw_cpu_ptr(gic->saved_ppi_enable); |
254056f3 CC |
658 | for (i = 0; i < DIV_ROUND_UP(32, 32); i++) |
659 | ptr[i] = readl_relaxed(dist_base + GIC_DIST_ENABLE_SET + i * 4); | |
660 | ||
6e5b5924 | 661 | ptr = raw_cpu_ptr(gic->saved_ppi_active); |
1c7d4dd4 MZ |
662 | for (i = 0; i < DIV_ROUND_UP(32, 32); i++) |
663 | ptr[i] = readl_relaxed(dist_base + GIC_DIST_ACTIVE_SET + i * 4); | |
664 | ||
6e5b5924 | 665 | ptr = raw_cpu_ptr(gic->saved_ppi_conf); |
254056f3 CC |
666 | for (i = 0; i < DIV_ROUND_UP(32, 16); i++) |
667 | ptr[i] = readl_relaxed(dist_base + GIC_DIST_CONFIG + i * 4); | |
668 | ||
669 | } | |
670 | ||
cdbb813d | 671 | void gic_cpu_restore(struct gic_chip_data *gic) |
254056f3 CC |
672 | { |
673 | int i; | |
674 | u32 *ptr; | |
675 | void __iomem *dist_base; | |
676 | void __iomem *cpu_base; | |
677 | ||
6e5b5924 JH |
678 | if (WARN_ON(!gic)) |
679 | return; | |
254056f3 | 680 | |
6e5b5924 JH |
681 | dist_base = gic_data_dist_base(gic); |
682 | cpu_base = gic_data_cpu_base(gic); | |
254056f3 CC |
683 | |
684 | if (!dist_base || !cpu_base) | |
685 | return; | |
686 | ||
6e5b5924 | 687 | ptr = raw_cpu_ptr(gic->saved_ppi_enable); |
92eda4ad MZ |
688 | for (i = 0; i < DIV_ROUND_UP(32, 32); i++) { |
689 | writel_relaxed(GICD_INT_EN_CLR_X32, | |
690 | dist_base + GIC_DIST_ENABLE_CLEAR + i * 4); | |
254056f3 | 691 | writel_relaxed(ptr[i], dist_base + GIC_DIST_ENABLE_SET + i * 4); |
92eda4ad | 692 | } |
254056f3 | 693 | |
6e5b5924 | 694 | ptr = raw_cpu_ptr(gic->saved_ppi_active); |
1c7d4dd4 MZ |
695 | for (i = 0; i < DIV_ROUND_UP(32, 32); i++) { |
696 | writel_relaxed(GICD_INT_EN_CLR_X32, | |
697 | dist_base + GIC_DIST_ACTIVE_CLEAR + i * 4); | |
698 | writel_relaxed(ptr[i], dist_base + GIC_DIST_ACTIVE_SET + i * 4); | |
699 | } | |
700 | ||
6e5b5924 | 701 | ptr = raw_cpu_ptr(gic->saved_ppi_conf); |
254056f3 CC |
702 | for (i = 0; i < DIV_ROUND_UP(32, 16); i++) |
703 | writel_relaxed(ptr[i], dist_base + GIC_DIST_CONFIG + i * 4); | |
704 | ||
705 | for (i = 0; i < DIV_ROUND_UP(32, 4); i++) | |
e5f81539 FK |
706 | writel_relaxed(GICD_INT_DEF_PRI_X4, |
707 | dist_base + GIC_DIST_PRI + i * 4); | |
254056f3 | 708 | |
e5f81539 | 709 | writel_relaxed(GICC_INT_PRI_THRESHOLD, cpu_base + GIC_CPU_PRIMASK); |
6e5b5924 | 710 | gic_cpu_if_up(gic); |
254056f3 CC |
711 | } |
712 | ||
713 | static int gic_notifier(struct notifier_block *self, unsigned long cmd, void *v) | |
714 | { | |
715 | int i; | |
716 | ||
a27d21e0 | 717 | for (i = 0; i < CONFIG_ARM_GIC_MAX_NR; i++) { |
db0d4db2 MZ |
718 | #ifdef CONFIG_GIC_NON_BANKED |
719 | /* Skip over unused GICs */ | |
720 | if (!gic_data[i].get_base) | |
721 | continue; | |
722 | #endif | |
254056f3 CC |
723 | switch (cmd) { |
724 | case CPU_PM_ENTER: | |
6e5b5924 | 725 | gic_cpu_save(&gic_data[i]); |
254056f3 CC |
726 | break; |
727 | case CPU_PM_ENTER_FAILED: | |
728 | case CPU_PM_EXIT: | |
6e5b5924 | 729 | gic_cpu_restore(&gic_data[i]); |
254056f3 CC |
730 | break; |
731 | case CPU_CLUSTER_PM_ENTER: | |
6e5b5924 | 732 | gic_dist_save(&gic_data[i]); |
254056f3 CC |
733 | break; |
734 | case CPU_CLUSTER_PM_ENTER_FAILED: | |
735 | case CPU_CLUSTER_PM_EXIT: | |
6e5b5924 | 736 | gic_dist_restore(&gic_data[i]); |
254056f3 CC |
737 | break; |
738 | } | |
739 | } | |
740 | ||
741 | return NOTIFY_OK; | |
742 | } | |
743 | ||
744 | static struct notifier_block gic_notifier_block = { | |
745 | .notifier_call = gic_notifier, | |
746 | }; | |
747 | ||
cdbb813d | 748 | static int gic_pm_init(struct gic_chip_data *gic) |
254056f3 CC |
749 | { |
750 | gic->saved_ppi_enable = __alloc_percpu(DIV_ROUND_UP(32, 32) * 4, | |
751 | sizeof(u32)); | |
dc9722cc JH |
752 | if (WARN_ON(!gic->saved_ppi_enable)) |
753 | return -ENOMEM; | |
254056f3 | 754 | |
1c7d4dd4 MZ |
755 | gic->saved_ppi_active = __alloc_percpu(DIV_ROUND_UP(32, 32) * 4, |
756 | sizeof(u32)); | |
dc9722cc JH |
757 | if (WARN_ON(!gic->saved_ppi_active)) |
758 | goto free_ppi_enable; | |
1c7d4dd4 | 759 | |
254056f3 CC |
760 | gic->saved_ppi_conf = __alloc_percpu(DIV_ROUND_UP(32, 16) * 4, |
761 | sizeof(u32)); | |
dc9722cc JH |
762 | if (WARN_ON(!gic->saved_ppi_conf)) |
763 | goto free_ppi_active; | |
254056f3 | 764 | |
abdd7b91 MZ |
765 | if (gic == &gic_data[0]) |
766 | cpu_pm_register_notifier(&gic_notifier_block); | |
dc9722cc JH |
767 | |
768 | return 0; | |
769 | ||
770 | free_ppi_active: | |
771 | free_percpu(gic->saved_ppi_active); | |
772 | free_ppi_enable: | |
773 | free_percpu(gic->saved_ppi_enable); | |
774 | ||
775 | return -ENOMEM; | |
254056f3 CC |
776 | } |
777 | #else | |
cdbb813d | 778 | static int gic_pm_init(struct gic_chip_data *gic) |
254056f3 | 779 | { |
dc9722cc | 780 | return 0; |
254056f3 CC |
781 | } |
782 | #endif | |
783 | ||
b1cffebf | 784 | #ifdef CONFIG_SMP |
6859358e | 785 | static void gic_raise_softirq(const struct cpumask *mask, unsigned int irq) |
b1cffebf RH |
786 | { |
787 | int cpu; | |
1a6b69b6 NP |
788 | unsigned long flags, map = 0; |
789 | ||
059e2320 MZ |
790 | if (unlikely(nr_cpu_ids == 1)) { |
791 | /* Only one CPU? let's do a self-IPI... */ | |
792 | writel_relaxed(2 << 24 | irq, | |
793 | gic_data_dist_base(&gic_data[0]) + GIC_DIST_SOFTINT); | |
794 | return; | |
795 | } | |
796 | ||
04c8b0f8 | 797 | gic_lock_irqsave(flags); |
b1cffebf RH |
798 | |
799 | /* Convert our logical CPU mask into a physical one. */ | |
800 | for_each_cpu(cpu, mask) | |
91bdf0d0 | 801 | map |= gic_cpu_map[cpu]; |
b1cffebf RH |
802 | |
803 | /* | |
804 | * Ensure that stores to Normal memory are visible to the | |
8adbf57f | 805 | * other CPUs before they observe us issuing the IPI. |
b1cffebf | 806 | */ |
8adbf57f | 807 | dmb(ishst); |
b1cffebf RH |
808 | |
809 | /* this always happens on GIC0 */ | |
810 | writel_relaxed(map << 16 | irq, gic_data_dist_base(&gic_data[0]) + GIC_DIST_SOFTINT); | |
1a6b69b6 | 811 | |
04c8b0f8 | 812 | gic_unlock_irqrestore(flags); |
1a6b69b6 NP |
813 | } |
814 | #endif | |
815 | ||
816 | #ifdef CONFIG_BL_SWITCHER | |
14d2ca61 NP |
817 | /* |
818 | * gic_send_sgi - send a SGI directly to given CPU interface number | |
819 | * | |
820 | * cpu_id: the ID for the destination CPU interface | |
821 | * irq: the IPI number to send a SGI for | |
822 | */ | |
823 | void gic_send_sgi(unsigned int cpu_id, unsigned int irq) | |
824 | { | |
825 | BUG_ON(cpu_id >= NR_GIC_CPU_IF); | |
826 | cpu_id = 1 << cpu_id; | |
827 | /* this always happens on GIC0 */ | |
828 | writel_relaxed((cpu_id << 16) | irq, gic_data_dist_base(&gic_data[0]) + GIC_DIST_SOFTINT); | |
829 | } | |
830 | ||
ed96762e NP |
831 | /* |
832 | * gic_get_cpu_id - get the CPU interface ID for the specified CPU | |
833 | * | |
834 | * @cpu: the logical CPU number to get the GIC ID for. | |
835 | * | |
836 | * Return the CPU interface ID for the given logical CPU number, | |
837 | * or -1 if the CPU number is too large or the interface ID is | |
838 | * unknown (more than one bit set). | |
839 | */ | |
840 | int gic_get_cpu_id(unsigned int cpu) | |
841 | { | |
842 | unsigned int cpu_bit; | |
843 | ||
844 | if (cpu >= NR_GIC_CPU_IF) | |
845 | return -1; | |
846 | cpu_bit = gic_cpu_map[cpu]; | |
847 | if (cpu_bit & (cpu_bit - 1)) | |
848 | return -1; | |
849 | return __ffs(cpu_bit); | |
850 | } | |
851 | ||
1a6b69b6 NP |
852 | /* |
853 | * gic_migrate_target - migrate IRQs to another CPU interface | |
854 | * | |
855 | * @new_cpu_id: the CPU target ID to migrate IRQs to | |
856 | * | |
857 | * Migrate all peripheral interrupts with a target matching the current CPU | |
858 | * to the interface corresponding to @new_cpu_id. The CPU interface mapping | |
859 | * is also updated. Targets to other CPU interfaces are unchanged. | |
860 | * This must be called with IRQs locally disabled. | |
861 | */ | |
862 | void gic_migrate_target(unsigned int new_cpu_id) | |
863 | { | |
864 | unsigned int cur_cpu_id, gic_irqs, gic_nr = 0; | |
865 | void __iomem *dist_base; | |
866 | int i, ror_val, cpu = smp_processor_id(); | |
867 | u32 val, cur_target_mask, active_mask; | |
868 | ||
a27d21e0 | 869 | BUG_ON(gic_nr >= CONFIG_ARM_GIC_MAX_NR); |
1a6b69b6 NP |
870 | |
871 | dist_base = gic_data_dist_base(&gic_data[gic_nr]); | |
872 | if (!dist_base) | |
873 | return; | |
874 | gic_irqs = gic_data[gic_nr].gic_irqs; | |
875 | ||
876 | cur_cpu_id = __ffs(gic_cpu_map[cpu]); | |
877 | cur_target_mask = 0x01010101 << cur_cpu_id; | |
878 | ror_val = (cur_cpu_id - new_cpu_id) & 31; | |
879 | ||
04c8b0f8 | 880 | gic_lock(); |
1a6b69b6 NP |
881 | |
882 | /* Update the target interface for this logical CPU */ | |
883 | gic_cpu_map[cpu] = 1 << new_cpu_id; | |
884 | ||
885 | /* | |
886 | * Find all the peripheral interrupts targetting the current | |
887 | * CPU interface and migrate them to the new CPU interface. | |
888 | * We skip DIST_TARGET 0 to 7 as they are read-only. | |
889 | */ | |
890 | for (i = 8; i < DIV_ROUND_UP(gic_irqs, 4); i++) { | |
891 | val = readl_relaxed(dist_base + GIC_DIST_TARGET + i * 4); | |
892 | active_mask = val & cur_target_mask; | |
893 | if (active_mask) { | |
894 | val &= ~active_mask; | |
895 | val |= ror32(active_mask, ror_val); | |
896 | writel_relaxed(val, dist_base + GIC_DIST_TARGET + i*4); | |
897 | } | |
898 | } | |
899 | ||
04c8b0f8 | 900 | gic_unlock(); |
1a6b69b6 NP |
901 | |
902 | /* | |
903 | * Now let's migrate and clear any potential SGIs that might be | |
904 | * pending for us (cur_cpu_id). Since GIC_DIST_SGI_PENDING_SET | |
905 | * is a banked register, we can only forward the SGI using | |
906 | * GIC_DIST_SOFTINT. The original SGI source is lost but Linux | |
907 | * doesn't use that information anyway. | |
908 | * | |
909 | * For the same reason we do not adjust SGI source information | |
910 | * for previously sent SGIs by us to other CPUs either. | |
911 | */ | |
912 | for (i = 0; i < 16; i += 4) { | |
913 | int j; | |
914 | val = readl_relaxed(dist_base + GIC_DIST_SGI_PENDING_SET + i); | |
915 | if (!val) | |
916 | continue; | |
917 | writel_relaxed(val, dist_base + GIC_DIST_SGI_PENDING_CLEAR + i); | |
918 | for (j = i; j < i + 4; j++) { | |
919 | if (val & 0xff) | |
920 | writel_relaxed((1 << (new_cpu_id + 16)) | j, | |
921 | dist_base + GIC_DIST_SOFTINT); | |
922 | val >>= 8; | |
923 | } | |
924 | } | |
b1cffebf | 925 | } |
eeb44658 NP |
926 | |
927 | /* | |
928 | * gic_get_sgir_physaddr - get the physical address for the SGI register | |
929 | * | |
930 | * REturn the physical address of the SGI register to be used | |
931 | * by some early assembly code when the kernel is not yet available. | |
932 | */ | |
933 | static unsigned long gic_dist_physaddr; | |
934 | ||
935 | unsigned long gic_get_sgir_physaddr(void) | |
936 | { | |
937 | if (!gic_dist_physaddr) | |
938 | return 0; | |
939 | return gic_dist_physaddr + GIC_DIST_SOFTINT; | |
940 | } | |
941 | ||
89c59cca | 942 | static void __init gic_init_physaddr(struct device_node *node) |
eeb44658 NP |
943 | { |
944 | struct resource res; | |
945 | if (of_address_to_resource(node, 0, &res) == 0) { | |
946 | gic_dist_physaddr = res.start; | |
947 | pr_info("GIC physical location is %#lx\n", gic_dist_physaddr); | |
948 | } | |
949 | } | |
950 | ||
951 | #else | |
952 | #define gic_init_physaddr(node) do { } while (0) | |
b1cffebf RH |
953 | #endif |
954 | ||
75294957 GL |
955 | static int gic_irq_domain_map(struct irq_domain *d, unsigned int irq, |
956 | irq_hw_number_t hw) | |
957 | { | |
58b89649 | 958 | struct gic_chip_data *gic = d->host_data; |
0b996fd3 | 959 | |
75294957 GL |
960 | if (hw < 32) { |
961 | irq_set_percpu_devid(irq); | |
58b89649 | 962 | irq_domain_set_info(d, irq, hw, &gic->chip, d->host_data, |
9a1091ef | 963 | handle_percpu_devid_irq, NULL, NULL); |
d17cab44 | 964 | irq_set_status_flags(irq, IRQ_NOAUTOEN); |
75294957 | 965 | } else { |
58b89649 | 966 | irq_domain_set_info(d, irq, hw, &gic->chip, d->host_data, |
9a1091ef | 967 | handle_fasteoi_irq, NULL, NULL); |
d17cab44 | 968 | irq_set_probe(irq); |
75294957 | 969 | } |
75294957 GL |
970 | return 0; |
971 | } | |
972 | ||
006e983b S |
973 | static void gic_irq_domain_unmap(struct irq_domain *d, unsigned int irq) |
974 | { | |
006e983b S |
975 | } |
976 | ||
f833f57f MZ |
977 | static int gic_irq_domain_translate(struct irq_domain *d, |
978 | struct irq_fwspec *fwspec, | |
979 | unsigned long *hwirq, | |
980 | unsigned int *type) | |
981 | { | |
982 | if (is_of_node(fwspec->fwnode)) { | |
983 | if (fwspec->param_count < 3) | |
984 | return -EINVAL; | |
985 | ||
986 | /* Get the interrupt number and add 16 to skip over SGIs */ | |
987 | *hwirq = fwspec->param[1] + 16; | |
988 | ||
989 | /* | |
990 | * For SPIs, we need to add 16 more to get the GIC irq | |
991 | * ID number | |
992 | */ | |
993 | if (!fwspec->param[0]) | |
994 | *hwirq += 16; | |
995 | ||
996 | *type = fwspec->param[2] & IRQ_TYPE_SENSE_MASK; | |
997 | return 0; | |
998 | } | |
999 | ||
75aba7b0 | 1000 | if (is_fwnode_irqchip(fwspec->fwnode)) { |
891ae769 MZ |
1001 | if(fwspec->param_count != 2) |
1002 | return -EINVAL; | |
1003 | ||
1004 | *hwirq = fwspec->param[0]; | |
1005 | *type = fwspec->param[1]; | |
1006 | return 0; | |
1007 | } | |
1008 | ||
f833f57f MZ |
1009 | return -EINVAL; |
1010 | } | |
1011 | ||
93131f7a | 1012 | static int gic_starting_cpu(unsigned int cpu) |
c0114709 | 1013 | { |
93131f7a RC |
1014 | gic_cpu_init(&gic_data[0]); |
1015 | return 0; | |
c0114709 CM |
1016 | } |
1017 | ||
9a1091ef YC |
1018 | static int gic_irq_domain_alloc(struct irq_domain *domain, unsigned int virq, |
1019 | unsigned int nr_irqs, void *arg) | |
1020 | { | |
1021 | int i, ret; | |
1022 | irq_hw_number_t hwirq; | |
1023 | unsigned int type = IRQ_TYPE_NONE; | |
f833f57f | 1024 | struct irq_fwspec *fwspec = arg; |
9a1091ef | 1025 | |
f833f57f | 1026 | ret = gic_irq_domain_translate(domain, fwspec, &hwirq, &type); |
9a1091ef YC |
1027 | if (ret) |
1028 | return ret; | |
1029 | ||
1030 | for (i = 0; i < nr_irqs; i++) | |
1031 | gic_irq_domain_map(domain, virq + i, hwirq + i); | |
1032 | ||
1033 | return 0; | |
1034 | } | |
1035 | ||
1036 | static const struct irq_domain_ops gic_irq_domain_hierarchy_ops = { | |
f833f57f | 1037 | .translate = gic_irq_domain_translate, |
9a1091ef YC |
1038 | .alloc = gic_irq_domain_alloc, |
1039 | .free = irq_domain_free_irqs_top, | |
1040 | }; | |
1041 | ||
6859358e | 1042 | static const struct irq_domain_ops gic_irq_domain_ops = { |
75294957 | 1043 | .map = gic_irq_domain_map, |
006e983b | 1044 | .unmap = gic_irq_domain_unmap, |
4294f8ba RH |
1045 | }; |
1046 | ||
faea6455 JH |
1047 | static void gic_init_chip(struct gic_chip_data *gic, struct device *dev, |
1048 | const char *name, bool use_eoimode1) | |
b580b899 | 1049 | { |
58b89649 | 1050 | /* Initialize irq_chip */ |
c2baa2f3 | 1051 | gic->chip = gic_chip; |
faea6455 JH |
1052 | gic->chip.name = name; |
1053 | gic->chip.parent_device = dev; | |
c2baa2f3 | 1054 | |
faea6455 | 1055 | if (use_eoimode1) { |
c2baa2f3 JH |
1056 | gic->chip.irq_mask = gic_eoimode1_mask_irq; |
1057 | gic->chip.irq_eoi = gic_eoimode1_eoi_irq; | |
1058 | gic->chip.irq_set_vcpu_affinity = gic_irq_set_vcpu_affinity; | |
58b89649 LW |
1059 | } |
1060 | ||
7bf29d3a | 1061 | #ifdef CONFIG_SMP |
f673b9b5 | 1062 | if (gic == &gic_data[0]) |
7bf29d3a JH |
1063 | gic->chip.irq_set_affinity = gic_set_affinity; |
1064 | #endif | |
faea6455 JH |
1065 | } |
1066 | ||
1067 | static int gic_init_bases(struct gic_chip_data *gic, int irq_start, | |
1068 | struct fwnode_handle *handle) | |
1069 | { | |
1070 | irq_hw_number_t hwirq_base; | |
1071 | int gic_irqs, irq_base, ret; | |
7bf29d3a | 1072 | |
f673b9b5 | 1073 | if (IS_ENABLED(CONFIG_GIC_NON_BANKED) && gic->percpu_offset) { |
dc9722cc | 1074 | /* Frankein-GIC without banked registers... */ |
db0d4db2 MZ |
1075 | unsigned int cpu; |
1076 | ||
1077 | gic->dist_base.percpu_base = alloc_percpu(void __iomem *); | |
1078 | gic->cpu_base.percpu_base = alloc_percpu(void __iomem *); | |
1079 | if (WARN_ON(!gic->dist_base.percpu_base || | |
1080 | !gic->cpu_base.percpu_base)) { | |
dc9722cc JH |
1081 | ret = -ENOMEM; |
1082 | goto error; | |
db0d4db2 MZ |
1083 | } |
1084 | ||
1085 | for_each_possible_cpu(cpu) { | |
29e697b1 TF |
1086 | u32 mpidr = cpu_logical_map(cpu); |
1087 | u32 core_id = MPIDR_AFFINITY_LEVEL(mpidr, 0); | |
f673b9b5 JH |
1088 | unsigned long offset = gic->percpu_offset * core_id; |
1089 | *per_cpu_ptr(gic->dist_base.percpu_base, cpu) = | |
1090 | gic->raw_dist_base + offset; | |
1091 | *per_cpu_ptr(gic->cpu_base.percpu_base, cpu) = | |
1092 | gic->raw_cpu_base + offset; | |
db0d4db2 MZ |
1093 | } |
1094 | ||
1095 | gic_set_base_accessor(gic, gic_get_percpu_base); | |
dc9722cc JH |
1096 | } else { |
1097 | /* Normal, sane GIC... */ | |
f673b9b5 | 1098 | WARN(gic->percpu_offset, |
db0d4db2 | 1099 | "GIC_NON_BANKED not enabled, ignoring %08x offset!", |
f673b9b5 JH |
1100 | gic->percpu_offset); |
1101 | gic->dist_base.common_base = gic->raw_dist_base; | |
1102 | gic->cpu_base.common_base = gic->raw_cpu_base; | |
db0d4db2 MZ |
1103 | gic_set_base_accessor(gic, gic_get_common_base); |
1104 | } | |
bef8f9ee | 1105 | |
4294f8ba RH |
1106 | /* |
1107 | * Find out how many interrupts are supported. | |
1108 | * The GIC only supports up to 1020 interrupt sources. | |
1109 | */ | |
db0d4db2 | 1110 | gic_irqs = readl_relaxed(gic_data_dist_base(gic) + GIC_DIST_CTR) & 0x1f; |
4294f8ba RH |
1111 | gic_irqs = (gic_irqs + 1) * 32; |
1112 | if (gic_irqs > 1020) | |
1113 | gic_irqs = 1020; | |
1114 | gic->gic_irqs = gic_irqs; | |
1115 | ||
891ae769 MZ |
1116 | if (handle) { /* DT/ACPI */ |
1117 | gic->domain = irq_domain_create_linear(handle, gic_irqs, | |
1118 | &gic_irq_domain_hierarchy_ops, | |
1119 | gic); | |
1120 | } else { /* Legacy support */ | |
9a1091ef YC |
1121 | /* |
1122 | * For primary GICs, skip over SGIs. | |
1123 | * For secondary GICs, skip over PPIs, too. | |
1124 | */ | |
f673b9b5 | 1125 | if (gic == &gic_data[0] && (irq_start & 31) > 0) { |
9a1091ef YC |
1126 | hwirq_base = 16; |
1127 | if (irq_start != -1) | |
1128 | irq_start = (irq_start & ~31) + 16; | |
1129 | } else { | |
1130 | hwirq_base = 32; | |
1131 | } | |
1132 | ||
1133 | gic_irqs -= hwirq_base; /* calculate # of irqs to allocate */ | |
006e983b | 1134 | |
006e983b S |
1135 | irq_base = irq_alloc_descs(irq_start, 16, gic_irqs, |
1136 | numa_node_id()); | |
287980e4 | 1137 | if (irq_base < 0) { |
006e983b S |
1138 | WARN(1, "Cannot allocate irq_descs @ IRQ%d, assuming pre-allocated\n", |
1139 | irq_start); | |
1140 | irq_base = irq_start; | |
1141 | } | |
1142 | ||
891ae769 | 1143 | gic->domain = irq_domain_add_legacy(NULL, gic_irqs, irq_base, |
006e983b | 1144 | hwirq_base, &gic_irq_domain_ops, gic); |
f37a53cc | 1145 | } |
006e983b | 1146 | |
dc9722cc JH |
1147 | if (WARN_ON(!gic->domain)) { |
1148 | ret = -ENODEV; | |
1149 | goto error; | |
1150 | } | |
bef8f9ee | 1151 | |
4294f8ba | 1152 | gic_dist_init(gic); |
dc9722cc JH |
1153 | ret = gic_cpu_init(gic); |
1154 | if (ret) | |
1155 | goto error; | |
1156 | ||
1157 | ret = gic_pm_init(gic); | |
1158 | if (ret) | |
1159 | goto error; | |
1160 | ||
1161 | return 0; | |
1162 | ||
1163 | error: | |
f673b9b5 | 1164 | if (IS_ENABLED(CONFIG_GIC_NON_BANKED) && gic->percpu_offset) { |
dc9722cc JH |
1165 | free_percpu(gic->dist_base.percpu_base); |
1166 | free_percpu(gic->cpu_base.percpu_base); | |
1167 | } | |
1168 | ||
dc9722cc | 1169 | return ret; |
b580b899 RK |
1170 | } |
1171 | ||
d6ce564c JH |
1172 | static int __init __gic_init_bases(struct gic_chip_data *gic, |
1173 | int irq_start, | |
1174 | struct fwnode_handle *handle) | |
1175 | { | |
faea6455 JH |
1176 | char *name; |
1177 | int i, ret; | |
d6ce564c JH |
1178 | |
1179 | if (WARN_ON(!gic || gic->domain)) | |
1180 | return -EINVAL; | |
1181 | ||
1182 | if (gic == &gic_data[0]) { | |
1183 | /* | |
1184 | * Initialize the CPU interface map to all CPUs. | |
1185 | * It will be refined as each CPU probes its ID. | |
1186 | * This is only necessary for the primary GIC. | |
1187 | */ | |
1188 | for (i = 0; i < NR_GIC_CPU_IF; i++) | |
1189 | gic_cpu_map[i] = 0xff; | |
1190 | #ifdef CONFIG_SMP | |
1191 | set_smp_cross_call(gic_raise_softirq); | |
d6ce564c | 1192 | #endif |
93131f7a | 1193 | cpuhp_setup_state_nocalls(CPUHP_AP_IRQ_GIC_STARTING, |
73c1b41e | 1194 | "irqchip/arm/gic:starting", |
93131f7a | 1195 | gic_starting_cpu, NULL); |
d6ce564c JH |
1196 | set_handle_irq(gic_handle_irq); |
1197 | if (static_key_true(&supports_deactivate)) | |
1198 | pr_info("GIC: Using split EOI/Deactivate mode\n"); | |
1199 | } | |
1200 | ||
faea6455 JH |
1201 | if (static_key_true(&supports_deactivate) && gic == &gic_data[0]) { |
1202 | name = kasprintf(GFP_KERNEL, "GICv2"); | |
1203 | gic_init_chip(gic, NULL, name, true); | |
1204 | } else { | |
1205 | name = kasprintf(GFP_KERNEL, "GIC-%d", (int)(gic-&gic_data[0])); | |
1206 | gic_init_chip(gic, NULL, name, false); | |
1207 | } | |
1208 | ||
1209 | ret = gic_init_bases(gic, irq_start, handle); | |
1210 | if (ret) | |
1211 | kfree(name); | |
1212 | ||
1213 | return ret; | |
d6ce564c JH |
1214 | } |
1215 | ||
e81a7cd9 MZ |
1216 | void __init gic_init(unsigned int gic_nr, int irq_start, |
1217 | void __iomem *dist_base, void __iomem *cpu_base) | |
4a6ac304 | 1218 | { |
f673b9b5 JH |
1219 | struct gic_chip_data *gic; |
1220 | ||
1221 | if (WARN_ON(gic_nr >= CONFIG_ARM_GIC_MAX_NR)) | |
1222 | return; | |
1223 | ||
4a6ac304 MZ |
1224 | /* |
1225 | * Non-DT/ACPI systems won't run a hypervisor, so let's not | |
1226 | * bother with these... | |
1227 | */ | |
1228 | static_key_slow_dec(&supports_deactivate); | |
f673b9b5 JH |
1229 | |
1230 | gic = &gic_data[gic_nr]; | |
1231 | gic->raw_dist_base = dist_base; | |
1232 | gic->raw_cpu_base = cpu_base; | |
1233 | ||
1234 | __gic_init_bases(gic, irq_start, NULL); | |
4a6ac304 MZ |
1235 | } |
1236 | ||
d6490461 JH |
1237 | static void gic_teardown(struct gic_chip_data *gic) |
1238 | { | |
1239 | if (WARN_ON(!gic)) | |
1240 | return; | |
1241 | ||
1242 | if (gic->raw_dist_base) | |
1243 | iounmap(gic->raw_dist_base); | |
1244 | if (gic->raw_cpu_base) | |
1245 | iounmap(gic->raw_cpu_base); | |
4a6ac304 MZ |
1246 | } |
1247 | ||
b3f7ed03 | 1248 | #ifdef CONFIG_OF |
46f101df | 1249 | static int gic_cnt __initdata; |
b3f7ed03 | 1250 | |
12e14066 MZ |
1251 | static bool gic_check_eoimode(struct device_node *node, void __iomem **base) |
1252 | { | |
1253 | struct resource cpuif_res; | |
1254 | ||
1255 | of_address_to_resource(node, 1, &cpuif_res); | |
1256 | ||
1257 | if (!is_hyp_mode_available()) | |
1258 | return false; | |
1259 | if (resource_size(&cpuif_res) < SZ_8K) | |
1260 | return false; | |
1261 | if (resource_size(&cpuif_res) == SZ_128K) { | |
1262 | u32 val_low, val_high; | |
1263 | ||
1264 | /* | |
1265 | * Verify that we have the first 4kB of a GIC400 | |
1266 | * aliased over the first 64kB by checking the | |
1267 | * GICC_IIDR register on both ends. | |
1268 | */ | |
1269 | val_low = readl_relaxed(*base + GIC_CPU_IDENT); | |
1270 | val_high = readl_relaxed(*base + GIC_CPU_IDENT + 0xf000); | |
1271 | if ((val_low & 0xffff0fff) != 0x0202043B || | |
1272 | val_low != val_high) | |
1273 | return false; | |
1274 | ||
1275 | /* | |
1276 | * Move the base up by 60kB, so that we have a 8kB | |
1277 | * contiguous region, which allows us to use GICC_DIR | |
1278 | * at its normal offset. Please pass me that bucket. | |
1279 | */ | |
1280 | *base += 0xf000; | |
1281 | cpuif_res.start += 0xf000; | |
fd5bed48 | 1282 | pr_warn("GIC: Adjusting CPU interface base to %pa\n", |
12e14066 MZ |
1283 | &cpuif_res.start); |
1284 | } | |
1285 | ||
1286 | return true; | |
1287 | } | |
1288 | ||
9c8edddf | 1289 | static int gic_of_setup(struct gic_chip_data *gic, struct device_node *node) |
d6490461 JH |
1290 | { |
1291 | if (!gic || !node) | |
1292 | return -EINVAL; | |
1293 | ||
1294 | gic->raw_dist_base = of_iomap(node, 0); | |
1295 | if (WARN(!gic->raw_dist_base, "unable to map gic dist registers\n")) | |
1296 | goto error; | |
1297 | ||
1298 | gic->raw_cpu_base = of_iomap(node, 1); | |
1299 | if (WARN(!gic->raw_cpu_base, "unable to map gic cpu registers\n")) | |
1300 | goto error; | |
1301 | ||
1302 | if (of_property_read_u32(node, "cpu-offset", &gic->percpu_offset)) | |
1303 | gic->percpu_offset = 0; | |
1304 | ||
1305 | return 0; | |
1306 | ||
1307 | error: | |
1308 | gic_teardown(gic); | |
1309 | ||
1310 | return -ENOMEM; | |
1311 | } | |
1312 | ||
9c8edddf JH |
1313 | int gic_of_init_child(struct device *dev, struct gic_chip_data **gic, int irq) |
1314 | { | |
1315 | int ret; | |
1316 | ||
1317 | if (!dev || !dev->of_node || !gic || !irq) | |
1318 | return -EINVAL; | |
1319 | ||
1320 | *gic = devm_kzalloc(dev, sizeof(**gic), GFP_KERNEL); | |
1321 | if (!*gic) | |
1322 | return -ENOMEM; | |
1323 | ||
1324 | gic_init_chip(*gic, dev, dev->of_node->name, false); | |
1325 | ||
1326 | ret = gic_of_setup(*gic, dev->of_node); | |
1327 | if (ret) | |
1328 | return ret; | |
1329 | ||
1330 | ret = gic_init_bases(*gic, -1, &dev->of_node->fwnode); | |
1331 | if (ret) { | |
1332 | gic_teardown(*gic); | |
1333 | return ret; | |
1334 | } | |
1335 | ||
1336 | irq_set_chained_handler_and_data(irq, gic_handle_cascade_irq, *gic); | |
1337 | ||
1338 | return 0; | |
1339 | } | |
1340 | ||
502d6df1 JG |
1341 | static void __init gic_of_setup_kvm_info(struct device_node *node) |
1342 | { | |
1343 | int ret; | |
1344 | struct resource *vctrl_res = &gic_v2_kvm_info.vctrl; | |
1345 | struct resource *vcpu_res = &gic_v2_kvm_info.vcpu; | |
1346 | ||
1347 | gic_v2_kvm_info.type = GIC_V2; | |
1348 | ||
1349 | gic_v2_kvm_info.maint_irq = irq_of_parse_and_map(node, 0); | |
1350 | if (!gic_v2_kvm_info.maint_irq) | |
1351 | return; | |
1352 | ||
1353 | ret = of_address_to_resource(node, 2, vctrl_res); | |
1354 | if (ret) | |
1355 | return; | |
1356 | ||
1357 | ret = of_address_to_resource(node, 3, vcpu_res); | |
1358 | if (ret) | |
1359 | return; | |
1360 | ||
1361 | gic_set_kvm_info(&gic_v2_kvm_info); | |
1362 | } | |
1363 | ||
8673c1d7 | 1364 | int __init |
6859358e | 1365 | gic_of_init(struct device_node *node, struct device_node *parent) |
b3f7ed03 | 1366 | { |
f673b9b5 | 1367 | struct gic_chip_data *gic; |
dc9722cc | 1368 | int irq, ret; |
b3f7ed03 RH |
1369 | |
1370 | if (WARN_ON(!node)) | |
1371 | return -ENODEV; | |
1372 | ||
f673b9b5 JH |
1373 | if (WARN_ON(gic_cnt >= CONFIG_ARM_GIC_MAX_NR)) |
1374 | return -EINVAL; | |
1375 | ||
1376 | gic = &gic_data[gic_cnt]; | |
b3f7ed03 | 1377 | |
d6490461 JH |
1378 | ret = gic_of_setup(gic, node); |
1379 | if (ret) | |
1380 | return ret; | |
b3f7ed03 | 1381 | |
0b996fd3 MZ |
1382 | /* |
1383 | * Disable split EOI/Deactivate if either HYP is not available | |
1384 | * or the CPU interface is too small. | |
1385 | */ | |
f673b9b5 | 1386 | if (gic_cnt == 0 && !gic_check_eoimode(node, &gic->raw_cpu_base)) |
0b996fd3 MZ |
1387 | static_key_slow_dec(&supports_deactivate); |
1388 | ||
f673b9b5 | 1389 | ret = __gic_init_bases(gic, -1, &node->fwnode); |
dc9722cc | 1390 | if (ret) { |
d6490461 | 1391 | gic_teardown(gic); |
dc9722cc JH |
1392 | return ret; |
1393 | } | |
db0d4db2 | 1394 | |
502d6df1 | 1395 | if (!gic_cnt) { |
eeb44658 | 1396 | gic_init_physaddr(node); |
502d6df1 JG |
1397 | gic_of_setup_kvm_info(node); |
1398 | } | |
b3f7ed03 RH |
1399 | |
1400 | if (parent) { | |
1401 | irq = irq_of_parse_and_map(node, 0); | |
1402 | gic_cascade_irq(gic_cnt, irq); | |
1403 | } | |
853a33ce SS |
1404 | |
1405 | if (IS_ENABLED(CONFIG_ARM_GIC_V2M)) | |
0644b3da | 1406 | gicv2m_init(&node->fwnode, gic_data[gic_cnt].domain); |
853a33ce | 1407 | |
b3f7ed03 RH |
1408 | gic_cnt++; |
1409 | return 0; | |
1410 | } | |
144cb088 | 1411 | IRQCHIP_DECLARE(gic_400, "arm,gic-400", gic_of_init); |
fa6e2eec LW |
1412 | IRQCHIP_DECLARE(arm11mp_gic, "arm,arm11mp-gic", gic_of_init); |
1413 | IRQCHIP_DECLARE(arm1176jzf_dc_gic, "arm,arm1176jzf-devchip-gic", gic_of_init); | |
81243e44 RH |
1414 | IRQCHIP_DECLARE(cortex_a15_gic, "arm,cortex-a15-gic", gic_of_init); |
1415 | IRQCHIP_DECLARE(cortex_a9_gic, "arm,cortex-a9-gic", gic_of_init); | |
a97e8027 | 1416 | IRQCHIP_DECLARE(cortex_a7_gic, "arm,cortex-a7-gic", gic_of_init); |
81243e44 RH |
1417 | IRQCHIP_DECLARE(msm_8660_qgic, "qcom,msm-8660-qgic", gic_of_init); |
1418 | IRQCHIP_DECLARE(msm_qgic2, "qcom,msm-qgic2", gic_of_init); | |
8709b9eb | 1419 | IRQCHIP_DECLARE(pl390, "arm,pl390", gic_of_init); |
9c8edddf JH |
1420 | #else |
1421 | int gic_of_init_child(struct device *dev, struct gic_chip_data **gic, int irq) | |
1422 | { | |
1423 | return -ENOTSUPP; | |
1424 | } | |
b3f7ed03 | 1425 | #endif |
d60fc389 TN |
1426 | |
1427 | #ifdef CONFIG_ACPI | |
bafa9193 JG |
1428 | static struct |
1429 | { | |
1430 | phys_addr_t cpu_phys_base; | |
502d6df1 JG |
1431 | u32 maint_irq; |
1432 | int maint_irq_mode; | |
1433 | phys_addr_t vctrl_base; | |
1434 | phys_addr_t vcpu_base; | |
bafa9193 | 1435 | } acpi_data __initdata; |
d60fc389 TN |
1436 | |
1437 | static int __init | |
1438 | gic_acpi_parse_madt_cpu(struct acpi_subtable_header *header, | |
1439 | const unsigned long end) | |
1440 | { | |
1441 | struct acpi_madt_generic_interrupt *processor; | |
1442 | phys_addr_t gic_cpu_base; | |
1443 | static int cpu_base_assigned; | |
1444 | ||
1445 | processor = (struct acpi_madt_generic_interrupt *)header; | |
1446 | ||
99e3e3ae | 1447 | if (BAD_MADT_GICC_ENTRY(processor, end)) |
d60fc389 TN |
1448 | return -EINVAL; |
1449 | ||
1450 | /* | |
1451 | * There is no support for non-banked GICv1/2 register in ACPI spec. | |
1452 | * All CPU interface addresses have to be the same. | |
1453 | */ | |
1454 | gic_cpu_base = processor->base_address; | |
bafa9193 | 1455 | if (cpu_base_assigned && gic_cpu_base != acpi_data.cpu_phys_base) |
d60fc389 TN |
1456 | return -EINVAL; |
1457 | ||
bafa9193 | 1458 | acpi_data.cpu_phys_base = gic_cpu_base; |
502d6df1 JG |
1459 | acpi_data.maint_irq = processor->vgic_interrupt; |
1460 | acpi_data.maint_irq_mode = (processor->flags & ACPI_MADT_VGIC_IRQ_MODE) ? | |
1461 | ACPI_EDGE_SENSITIVE : ACPI_LEVEL_SENSITIVE; | |
1462 | acpi_data.vctrl_base = processor->gich_base_address; | |
1463 | acpi_data.vcpu_base = processor->gicv_base_address; | |
1464 | ||
d60fc389 TN |
1465 | cpu_base_assigned = 1; |
1466 | return 0; | |
1467 | } | |
1468 | ||
f26527b1 MZ |
1469 | /* The things you have to do to just *count* something... */ |
1470 | static int __init acpi_dummy_func(struct acpi_subtable_header *header, | |
1471 | const unsigned long end) | |
d60fc389 | 1472 | { |
f26527b1 MZ |
1473 | return 0; |
1474 | } | |
d60fc389 | 1475 | |
f26527b1 MZ |
1476 | static bool __init acpi_gic_redist_is_present(void) |
1477 | { | |
1478 | return acpi_table_parse_madt(ACPI_MADT_TYPE_GENERIC_REDISTRIBUTOR, | |
1479 | acpi_dummy_func, 0) > 0; | |
1480 | } | |
d60fc389 | 1481 | |
f26527b1 MZ |
1482 | static bool __init gic_validate_dist(struct acpi_subtable_header *header, |
1483 | struct acpi_probe_entry *ape) | |
1484 | { | |
1485 | struct acpi_madt_generic_distributor *dist; | |
1486 | dist = (struct acpi_madt_generic_distributor *)header; | |
d60fc389 | 1487 | |
f26527b1 MZ |
1488 | return (dist->version == ape->driver_data && |
1489 | (dist->version != ACPI_MADT_GIC_VERSION_NONE || | |
1490 | !acpi_gic_redist_is_present())); | |
d60fc389 TN |
1491 | } |
1492 | ||
f26527b1 MZ |
1493 | #define ACPI_GICV2_DIST_MEM_SIZE (SZ_4K) |
1494 | #define ACPI_GIC_CPU_IF_MEM_SIZE (SZ_8K) | |
502d6df1 JG |
1495 | #define ACPI_GICV2_VCTRL_MEM_SIZE (SZ_4K) |
1496 | #define ACPI_GICV2_VCPU_MEM_SIZE (SZ_8K) | |
1497 | ||
1498 | static void __init gic_acpi_setup_kvm_info(void) | |
1499 | { | |
1500 | int irq; | |
1501 | struct resource *vctrl_res = &gic_v2_kvm_info.vctrl; | |
1502 | struct resource *vcpu_res = &gic_v2_kvm_info.vcpu; | |
1503 | ||
1504 | gic_v2_kvm_info.type = GIC_V2; | |
1505 | ||
1506 | if (!acpi_data.vctrl_base) | |
1507 | return; | |
1508 | ||
1509 | vctrl_res->flags = IORESOURCE_MEM; | |
1510 | vctrl_res->start = acpi_data.vctrl_base; | |
1511 | vctrl_res->end = vctrl_res->start + ACPI_GICV2_VCTRL_MEM_SIZE - 1; | |
1512 | ||
1513 | if (!acpi_data.vcpu_base) | |
1514 | return; | |
1515 | ||
1516 | vcpu_res->flags = IORESOURCE_MEM; | |
1517 | vcpu_res->start = acpi_data.vcpu_base; | |
1518 | vcpu_res->end = vcpu_res->start + ACPI_GICV2_VCPU_MEM_SIZE - 1; | |
1519 | ||
1520 | irq = acpi_register_gsi(NULL, acpi_data.maint_irq, | |
1521 | acpi_data.maint_irq_mode, | |
1522 | ACPI_ACTIVE_HIGH); | |
1523 | if (irq <= 0) | |
1524 | return; | |
1525 | ||
1526 | gic_v2_kvm_info.maint_irq = irq; | |
1527 | ||
1528 | gic_set_kvm_info(&gic_v2_kvm_info); | |
1529 | } | |
f26527b1 MZ |
1530 | |
1531 | static int __init gic_v2_acpi_init(struct acpi_subtable_header *header, | |
1532 | const unsigned long end) | |
d60fc389 | 1533 | { |
f26527b1 | 1534 | struct acpi_madt_generic_distributor *dist; |
891ae769 | 1535 | struct fwnode_handle *domain_handle; |
f673b9b5 | 1536 | struct gic_chip_data *gic = &gic_data[0]; |
dc9722cc | 1537 | int count, ret; |
d60fc389 TN |
1538 | |
1539 | /* Collect CPU base addresses */ | |
f26527b1 MZ |
1540 | count = acpi_table_parse_madt(ACPI_MADT_TYPE_GENERIC_INTERRUPT, |
1541 | gic_acpi_parse_madt_cpu, 0); | |
d60fc389 TN |
1542 | if (count <= 0) { |
1543 | pr_err("No valid GICC entries exist\n"); | |
1544 | return -EINVAL; | |
1545 | } | |
1546 | ||
7beaa24b | 1547 | gic->raw_cpu_base = ioremap(acpi_data.cpu_phys_base, ACPI_GIC_CPU_IF_MEM_SIZE); |
f673b9b5 | 1548 | if (!gic->raw_cpu_base) { |
d60fc389 TN |
1549 | pr_err("Unable to map GICC registers\n"); |
1550 | return -ENOMEM; | |
1551 | } | |
1552 | ||
f26527b1 | 1553 | dist = (struct acpi_madt_generic_distributor *)header; |
f673b9b5 JH |
1554 | gic->raw_dist_base = ioremap(dist->base_address, |
1555 | ACPI_GICV2_DIST_MEM_SIZE); | |
1556 | if (!gic->raw_dist_base) { | |
d60fc389 | 1557 | pr_err("Unable to map GICD registers\n"); |
d6490461 | 1558 | gic_teardown(gic); |
d60fc389 TN |
1559 | return -ENOMEM; |
1560 | } | |
1561 | ||
0b996fd3 MZ |
1562 | /* |
1563 | * Disable split EOI/Deactivate if HYP is not available. ACPI | |
1564 | * guarantees that we'll always have a GICv2, so the CPU | |
1565 | * interface will always be the right size. | |
1566 | */ | |
1567 | if (!is_hyp_mode_available()) | |
1568 | static_key_slow_dec(&supports_deactivate); | |
1569 | ||
d60fc389 | 1570 | /* |
891ae769 | 1571 | * Initialize GIC instance zero (no multi-GIC support). |
d60fc389 | 1572 | */ |
f673b9b5 | 1573 | domain_handle = irq_domain_alloc_fwnode(gic->raw_dist_base); |
891ae769 MZ |
1574 | if (!domain_handle) { |
1575 | pr_err("Unable to allocate domain handle\n"); | |
d6490461 | 1576 | gic_teardown(gic); |
891ae769 MZ |
1577 | return -ENOMEM; |
1578 | } | |
1579 | ||
f673b9b5 | 1580 | ret = __gic_init_bases(gic, -1, domain_handle); |
dc9722cc JH |
1581 | if (ret) { |
1582 | pr_err("Failed to initialise GIC\n"); | |
1583 | irq_domain_free_fwnode(domain_handle); | |
d6490461 | 1584 | gic_teardown(gic); |
dc9722cc JH |
1585 | return ret; |
1586 | } | |
d8f4f161 | 1587 | |
891ae769 | 1588 | acpi_set_irq_model(ACPI_IRQ_MODEL_GIC, domain_handle); |
0644b3da SS |
1589 | |
1590 | if (IS_ENABLED(CONFIG_ARM_GIC_V2M)) | |
1591 | gicv2m_init(NULL, gic_data[0].domain); | |
1592 | ||
502d6df1 JG |
1593 | gic_acpi_setup_kvm_info(); |
1594 | ||
d60fc389 TN |
1595 | return 0; |
1596 | } | |
f26527b1 MZ |
1597 | IRQCHIP_ACPI_DECLARE(gic_v2, ACPI_MADT_TYPE_GENERIC_DISTRIBUTOR, |
1598 | gic_validate_dist, ACPI_MADT_GIC_VERSION_V2, | |
1599 | gic_v2_acpi_init); | |
1600 | IRQCHIP_ACPI_DECLARE(gic_v2_maybe, ACPI_MADT_TYPE_GENERIC_DISTRIBUTOR, | |
1601 | gic_validate_dist, ACPI_MADT_GIC_VERSION_NONE, | |
1602 | gic_v2_acpi_init); | |
d60fc389 | 1603 | #endif |